METHODS AND STRUCTURE FOR STORING ERRORS FOR ERROR RECOVERY IN A HARDWARE CONTROLLER

Methods and structure for providing methods and structure for recovering errors in a hardware controller after an overwrite event, such as the detection of another error. In this regard, a link layer of the hardware controller is configured with a register that persistently stores errors until a pro...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: REDDY SREEDEEPTI, WHITT JEFFREY K, SINYKIN JOSHUA P
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator REDDY SREEDEEPTI
WHITT JEFFREY K
SINYKIN JOSHUA P
description Methods and structure for providing methods and structure for recovering errors in a hardware controller after an overwrite event, such as the detection of another error. In this regard, a link layer of the hardware controller is configured with a register that persistently stores errors until a processor can address them. The link layer is adapted to establish a connection between an initiator and a target and detect errors associated with the connection. As each detected error is overwritten by a subsequently detected error, the link layer register persistently stores the detected errors associated with the connection for recovery after the detected error has been overwritten in the link layer at least until the error can be handled.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2012290875A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2012290875A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2012290875A13</originalsourceid><addsrcrecordid>eNrjZAjxdQ3x8HcJVnD0c1EIDgkKdQ4JDXJVcPMPAvL8gzz93BVcg4L8g4LBQmCmQpCrs3-Ya1CkgqefgqOCh2OQS7gjUI-zv19IkL-Pj2sQDwNrWmJOcSovlOZmUHZzDXH20E0tyI9PLS5ITE7NSy2JDw02MjA0MrI0sDA3dTQ0Jk4VABhQMWM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHODS AND STRUCTURE FOR STORING ERRORS FOR ERROR RECOVERY IN A HARDWARE CONTROLLER</title><source>esp@cenet</source><creator>REDDY SREEDEEPTI ; WHITT JEFFREY K ; SINYKIN JOSHUA P</creator><creatorcontrib>REDDY SREEDEEPTI ; WHITT JEFFREY K ; SINYKIN JOSHUA P</creatorcontrib><description>Methods and structure for providing methods and structure for recovering errors in a hardware controller after an overwrite event, such as the detection of another error. In this regard, a link layer of the hardware controller is configured with a register that persistently stores errors until a processor can address them. The link layer is adapted to establish a connection between an initiator and a target and detect errors associated with the connection. As each detected error is overwritten by a subsequently detected error, the link layer register persistently stores the detected errors associated with the connection for recovery after the detected error has been overwritten in the link layer at least until the error can be handled.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20121115&amp;DB=EPODOC&amp;CC=US&amp;NR=2012290875A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20121115&amp;DB=EPODOC&amp;CC=US&amp;NR=2012290875A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>REDDY SREEDEEPTI</creatorcontrib><creatorcontrib>WHITT JEFFREY K</creatorcontrib><creatorcontrib>SINYKIN JOSHUA P</creatorcontrib><title>METHODS AND STRUCTURE FOR STORING ERRORS FOR ERROR RECOVERY IN A HARDWARE CONTROLLER</title><description>Methods and structure for providing methods and structure for recovering errors in a hardware controller after an overwrite event, such as the detection of another error. In this regard, a link layer of the hardware controller is configured with a register that persistently stores errors until a processor can address them. The link layer is adapted to establish a connection between an initiator and a target and detect errors associated with the connection. As each detected error is overwritten by a subsequently detected error, the link layer register persistently stores the detected errors associated with the connection for recovery after the detected error has been overwritten in the link layer at least until the error can be handled.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAjxdQ3x8HcJVnD0c1EIDgkKdQ4JDXJVcPMPAvL8gzz93BVcg4L8g4LBQmCmQpCrs3-Ya1CkgqefgqOCh2OQS7gjUI-zv19IkL-Pj2sQDwNrWmJOcSovlOZmUHZzDXH20E0tyI9PLS5ITE7NSy2JDw02MjA0MrI0sDA3dTQ0Jk4VABhQMWM</recordid><startdate>20121115</startdate><enddate>20121115</enddate><creator>REDDY SREEDEEPTI</creator><creator>WHITT JEFFREY K</creator><creator>SINYKIN JOSHUA P</creator><scope>EVB</scope></search><sort><creationdate>20121115</creationdate><title>METHODS AND STRUCTURE FOR STORING ERRORS FOR ERROR RECOVERY IN A HARDWARE CONTROLLER</title><author>REDDY SREEDEEPTI ; WHITT JEFFREY K ; SINYKIN JOSHUA P</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2012290875A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>REDDY SREEDEEPTI</creatorcontrib><creatorcontrib>WHITT JEFFREY K</creatorcontrib><creatorcontrib>SINYKIN JOSHUA P</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>REDDY SREEDEEPTI</au><au>WHITT JEFFREY K</au><au>SINYKIN JOSHUA P</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHODS AND STRUCTURE FOR STORING ERRORS FOR ERROR RECOVERY IN A HARDWARE CONTROLLER</title><date>2012-11-15</date><risdate>2012</risdate><abstract>Methods and structure for providing methods and structure for recovering errors in a hardware controller after an overwrite event, such as the detection of another error. In this regard, a link layer of the hardware controller is configured with a register that persistently stores errors until a processor can address them. The link layer is adapted to establish a connection between an initiator and a target and detect errors associated with the connection. As each detected error is overwritten by a subsequently detected error, the link layer register persistently stores the detected errors associated with the connection for recovery after the detected error has been overwritten in the link layer at least until the error can be handled.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2012290875A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title METHODS AND STRUCTURE FOR STORING ERRORS FOR ERROR RECOVERY IN A HARDWARE CONTROLLER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T05%3A51%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=REDDY%20SREEDEEPTI&rft.date=2012-11-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2012290875A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true