SCHEMATIC-BASED LAYOUT MIGRATION
Method, system, computer, etc., embodiments receive an original integrated circuit design into a computerized device. The methods herein automatically replace at least some of the original cells within the original integrated circuit design with replacement cells using the computerized device. Each...
Gespeichert in:
Hauptverfasser: | , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | CRAIG WILLIAM J GRAY MICHAEL S BARROWS GEOFFREY R BEHRENDS DERICK G NARAYAN RANI GUZOWSKI MATTHEW T MCCULLEN KEVIN W WALKER ROBERT F |
description | Method, system, computer, etc., embodiments receive an original integrated circuit design into a computerized device. The methods herein automatically replace at least some of the original cells within the original integrated circuit design with replacement cells using the computerized device. Each of the replacement cells has an initial cell size that is unassociated with any specific design size. The methods herein automatically change the original design size of the integrated circuit design to a changed design size, and automatically individually change the initial cell size of each of the replacement cells to different sizes. At least two different replacement cells are changed from the initial cell size by different size reduction amounts based on different amounts of space required within the changed design size for each of the replacement cells. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2012233576A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2012233576A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2012233576A13</originalsourceid><addsrcrecordid>eNrjZFAIdvZw9XUM8XTWdXIMdnVR8HGM9A8NUfD1dA8Civr78TCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwNDIyNjY1NzM0dDY-JUAQB_qSLe</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SCHEMATIC-BASED LAYOUT MIGRATION</title><source>esp@cenet</source><creator>CRAIG WILLIAM J ; GRAY MICHAEL S ; BARROWS GEOFFREY R ; BEHRENDS DERICK G ; NARAYAN RANI ; GUZOWSKI MATTHEW T ; MCCULLEN KEVIN W ; WALKER ROBERT F</creator><creatorcontrib>CRAIG WILLIAM J ; GRAY MICHAEL S ; BARROWS GEOFFREY R ; BEHRENDS DERICK G ; NARAYAN RANI ; GUZOWSKI MATTHEW T ; MCCULLEN KEVIN W ; WALKER ROBERT F</creatorcontrib><description>Method, system, computer, etc., embodiments receive an original integrated circuit design into a computerized device. The methods herein automatically replace at least some of the original cells within the original integrated circuit design with replacement cells using the computerized device. Each of the replacement cells has an initial cell size that is unassociated with any specific design size. The methods herein automatically change the original design size of the integrated circuit design to a changed design size, and automatically individually change the initial cell size of each of the replacement cells to different sizes. At least two different replacement cells are changed from the initial cell size by different size reduction amounts based on different amounts of space required within the changed design size for each of the replacement cells.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120913&DB=EPODOC&CC=US&NR=2012233576A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120913&DB=EPODOC&CC=US&NR=2012233576A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CRAIG WILLIAM J</creatorcontrib><creatorcontrib>GRAY MICHAEL S</creatorcontrib><creatorcontrib>BARROWS GEOFFREY R</creatorcontrib><creatorcontrib>BEHRENDS DERICK G</creatorcontrib><creatorcontrib>NARAYAN RANI</creatorcontrib><creatorcontrib>GUZOWSKI MATTHEW T</creatorcontrib><creatorcontrib>MCCULLEN KEVIN W</creatorcontrib><creatorcontrib>WALKER ROBERT F</creatorcontrib><title>SCHEMATIC-BASED LAYOUT MIGRATION</title><description>Method, system, computer, etc., embodiments receive an original integrated circuit design into a computerized device. The methods herein automatically replace at least some of the original cells within the original integrated circuit design with replacement cells using the computerized device. Each of the replacement cells has an initial cell size that is unassociated with any specific design size. The methods herein automatically change the original design size of the integrated circuit design to a changed design size, and automatically individually change the initial cell size of each of the replacement cells to different sizes. At least two different replacement cells are changed from the initial cell size by different size reduction amounts based on different amounts of space required within the changed design size for each of the replacement cells.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAIdvZw9XUM8XTWdXIMdnVR8HGM9A8NUfD1dA8Civr78TCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwNDIyNjY1NzM0dDY-JUAQB_qSLe</recordid><startdate>20120913</startdate><enddate>20120913</enddate><creator>CRAIG WILLIAM J</creator><creator>GRAY MICHAEL S</creator><creator>BARROWS GEOFFREY R</creator><creator>BEHRENDS DERICK G</creator><creator>NARAYAN RANI</creator><creator>GUZOWSKI MATTHEW T</creator><creator>MCCULLEN KEVIN W</creator><creator>WALKER ROBERT F</creator><scope>EVB</scope></search><sort><creationdate>20120913</creationdate><title>SCHEMATIC-BASED LAYOUT MIGRATION</title><author>CRAIG WILLIAM J ; GRAY MICHAEL S ; BARROWS GEOFFREY R ; BEHRENDS DERICK G ; NARAYAN RANI ; GUZOWSKI MATTHEW T ; MCCULLEN KEVIN W ; WALKER ROBERT F</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2012233576A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CRAIG WILLIAM J</creatorcontrib><creatorcontrib>GRAY MICHAEL S</creatorcontrib><creatorcontrib>BARROWS GEOFFREY R</creatorcontrib><creatorcontrib>BEHRENDS DERICK G</creatorcontrib><creatorcontrib>NARAYAN RANI</creatorcontrib><creatorcontrib>GUZOWSKI MATTHEW T</creatorcontrib><creatorcontrib>MCCULLEN KEVIN W</creatorcontrib><creatorcontrib>WALKER ROBERT F</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CRAIG WILLIAM J</au><au>GRAY MICHAEL S</au><au>BARROWS GEOFFREY R</au><au>BEHRENDS DERICK G</au><au>NARAYAN RANI</au><au>GUZOWSKI MATTHEW T</au><au>MCCULLEN KEVIN W</au><au>WALKER ROBERT F</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SCHEMATIC-BASED LAYOUT MIGRATION</title><date>2012-09-13</date><risdate>2012</risdate><abstract>Method, system, computer, etc., embodiments receive an original integrated circuit design into a computerized device. The methods herein automatically replace at least some of the original cells within the original integrated circuit design with replacement cells using the computerized device. Each of the replacement cells has an initial cell size that is unassociated with any specific design size. The methods herein automatically change the original design size of the integrated circuit design to a changed design size, and automatically individually change the initial cell size of each of the replacement cells to different sizes. At least two different replacement cells are changed from the initial cell size by different size reduction amounts based on different amounts of space required within the changed design size for each of the replacement cells.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2012233576A1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | SCHEMATIC-BASED LAYOUT MIGRATION |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T00%3A43%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CRAIG%20WILLIAM%20J&rft.date=2012-09-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2012233576A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |