Coupling Circuit, Driver Circuit and Method for Controlling a Coupling Circuit

Coupling Circuit, Driver Circuit and Method for Controlling a Coupling Circuit

A coupling circuit has a first and a second transistor (P1, P2) of a p-channel field-effect transistor type. A drain terminal of the first transistor (P1) is connected to a signal input (1), source terminals of the first and the second transistor (P1, P2) are commonly connected to a signal output (2...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SCHIPANI MONICA, DI PIRO LUIGI, D'ABRAMO PAOLO, SERVENTI RICCARDO
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
CONTROLLING
ELECTRICITY
PHYSICS
PULSE TECHNIQUE
REGULATING
SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SCHIPANI MONICA
DI PIRO LUIGI
D'ABRAMO PAOLO
SERVENTI RICCARDO
description A coupling circuit has a first and a second transistor (P1, P2) of a p-channel field-effect transistor type. A drain terminal of the first transistor (P1) is connected to a signal input (1), source terminals of the first and the second transistor (P1, P2) are commonly connected to a signal output (2), bulk terminals of the first and the second transistor (P1, P2) are commonly connected to a drain terminal of the second transistor (P2), and a gate terminal of the first transistor (P1) is connected to a gate terminal of the second transistor (P2). The coupling circuit further comprises a gate control circuit (10) with a charge pump circuit (110) which is configured to generate a negative potential. The gate control circuit (10) is configured to control a gate voltage at the gate terminals of the first and the second transistor (P1, P2) based on a negative potential.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2012229175A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2012229175A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2012229175A13</originalsourceid><addsrcrecordid>eNrjZPBzzi8tyMnMS1dwzixKLs0s0VFwKcosSy2C8RUS81IUfFNLMvJTFNLygcL5eSVF-TlgLYkK6Lp5GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgaGRkZGlobmpo6ExcaoAjYU2wQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Coupling Circuit, Driver Circuit and Method for Controlling a Coupling Circuit</title><source>esp@cenet</source><creator>SCHIPANI MONICA ; DI PIRO LUIGI ; D'ABRAMO PAOLO ; SERVENTI RICCARDO</creator><creatorcontrib>SCHIPANI MONICA ; DI PIRO LUIGI ; D'ABRAMO PAOLO ; SERVENTI RICCARDO</creatorcontrib><description>A coupling circuit has a first and a second transistor (P1, P2) of a p-channel field-effect transistor type. A drain terminal of the first transistor (P1) is connected to a signal input (1), source terminals of the first and the second transistor (P1, P2) are commonly connected to a signal output (2), bulk terminals of the first and the second transistor (P1, P2) are commonly connected to a drain terminal of the second transistor (P2), and a gate terminal of the first transistor (P1) is connected to a gate terminal of the second transistor (P2). The coupling circuit further comprises a gate control circuit (10) with a charge pump circuit (110) which is configured to generate a negative potential. The gate control circuit (10) is configured to control a gate voltage at the gate terminals of the first and the second transistor (P1, P2) based on a negative potential.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CONTROLLING ; ELECTRICITY ; PHYSICS ; PULSE TECHNIQUE ; REGULATING ; SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20120913&amp;DB=EPODOC&amp;CC=US&amp;NR=2012229175A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20120913&amp;DB=EPODOC&amp;CC=US&amp;NR=2012229175A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SCHIPANI MONICA</creatorcontrib><creatorcontrib>DI PIRO LUIGI</creatorcontrib><creatorcontrib>D'ABRAMO PAOLO</creatorcontrib><creatorcontrib>SERVENTI RICCARDO</creatorcontrib><title>Coupling Circuit, Driver Circuit and Method for Controlling a Coupling Circuit</title><description>A coupling circuit has a first and a second transistor (P1, P2) of a p-channel field-effect transistor type. A drain terminal of the first transistor (P1) is connected to a signal input (1), source terminals of the first and the second transistor (P1, P2) are commonly connected to a signal output (2), bulk terminals of the first and the second transistor (P1, P2) are commonly connected to a drain terminal of the second transistor (P2), and a gate terminal of the first transistor (P1) is connected to a gate terminal of the second transistor (P2). The coupling circuit further comprises a gate control circuit (10) with a charge pump circuit (110) which is configured to generate a negative potential. The gate control circuit (10) is configured to control a gate voltage at the gate terminals of the first and the second transistor (P1, P2) based on a negative potential.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CONTROLLING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>REGULATING</subject><subject>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPBzzi8tyMnMS1dwzixKLs0s0VFwKcosSy2C8RUS81IUfFNLMvJTFNLygcL5eSVF-TlgLYkK6Lp5GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgaGRkZGlobmpo6ExcaoAjYU2wQ</recordid><startdate>20120913</startdate><enddate>20120913</enddate><creator>SCHIPANI MONICA</creator><creator>DI PIRO LUIGI</creator><creator>D'ABRAMO PAOLO</creator><creator>SERVENTI RICCARDO</creator><scope>EVB</scope></search><sort><creationdate>20120913</creationdate><title>Coupling Circuit, Driver Circuit and Method for Controlling a Coupling Circuit</title><author>SCHIPANI MONICA ; DI PIRO LUIGI ; D'ABRAMO PAOLO ; SERVENTI RICCARDO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2012229175A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CONTROLLING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>REGULATING</topic><topic>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</topic><toplevel>online_resources</toplevel><creatorcontrib>SCHIPANI MONICA</creatorcontrib><creatorcontrib>DI PIRO LUIGI</creatorcontrib><creatorcontrib>D'ABRAMO PAOLO</creatorcontrib><creatorcontrib>SERVENTI RICCARDO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SCHIPANI MONICA</au><au>DI PIRO LUIGI</au><au>D'ABRAMO PAOLO</au><au>SERVENTI RICCARDO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Coupling Circuit, Driver Circuit and Method for Controlling a Coupling Circuit</title><date>2012-09-13</date><risdate>2012</risdate><abstract>A coupling circuit has a first and a second transistor (P1, P2) of a p-channel field-effect transistor type. A drain terminal of the first transistor (P1) is connected to a signal input (1), source terminals of the first and the second transistor (P1, P2) are commonly connected to a signal output (2), bulk terminals of the first and the second transistor (P1, P2) are commonly connected to a drain terminal of the second transistor (P2), and a gate terminal of the first transistor (P1) is connected to a gate terminal of the second transistor (P2). The coupling circuit further comprises a gate control circuit (10) with a charge pump circuit (110) which is configured to generate a negative potential. The gate control circuit (10) is configured to control a gate voltage at the gate terminals of the first and the second transistor (P1, P2) based on a negative potential.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2012229175A1
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CONTROLLING
ELECTRICITY
PHYSICS
PULSE TECHNIQUE
REGULATING
SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
title Coupling Circuit, Driver Circuit and Method for Controlling a Coupling Circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T01%3A54%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SCHIPANI%20MONICA&rft.date=2012-09-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2012229175A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true