COMPOUND SEMICONDUCTOR DEVICE AND METHOD OF MANUFCTURING SAME
A compound semiconductor device includes a substrate; a compound semiconductor layer formed on the substrate; a first insulating film formed on the compound semiconductor layer; a second insulating film formed on the first insulating film; and a gate electrode, a source electrode, and a drain electr...
Gespeichert in:
Hauptverfasser: | , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | AKIYAMA SHINICHI KATOU MUTSUMI FUJISAWA YOICHI SATO TOSHIYA ITOU TETSUYA SATOU YUUICHI NUKUI KENJI WATANABE YOSHITAKA HOSODA TSUTOMU |
description | A compound semiconductor device includes a substrate; a compound semiconductor layer formed on the substrate; a first insulating film formed on the compound semiconductor layer; a second insulating film formed on the first insulating film; and a gate electrode, a source electrode, and a drain electrode, each being formed on the compound semiconductor layer, wherein the gate electrode is formed of a first opening filled with a first conductive material via at least a gate insulator, and the first opening is formed in the first insulating film and configured to partially expose the compound semiconductor layer, and wherein the source electrode and the drain electrode are formed of a pair of second openings filled with at least a second conductive material, and the second openings are formed in at least the second insulating film and the first insulating film and configured to partially expose the compound semiconductor layer. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2011272742A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2011272742A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2011272742A13</originalsourceid><addsrcrecordid>eNrjZLB19vcN8A_1c1EIdvX1dPb3cwl1DvEPUnBxDfN0dlVwBEr4uoZ4-Lso-Lsp-Dr6hbo5h4QGefq5KwQ7-rryMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjA0NDI3MjcxMjR0Nj4lQBAN6RKsY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>COMPOUND SEMICONDUCTOR DEVICE AND METHOD OF MANUFCTURING SAME</title><source>esp@cenet</source><creator>AKIYAMA SHINICHI ; KATOU MUTSUMI ; FUJISAWA YOICHI ; SATO TOSHIYA ; ITOU TETSUYA ; SATOU YUUICHI ; NUKUI KENJI ; WATANABE YOSHITAKA ; HOSODA TSUTOMU</creator><creatorcontrib>AKIYAMA SHINICHI ; KATOU MUTSUMI ; FUJISAWA YOICHI ; SATO TOSHIYA ; ITOU TETSUYA ; SATOU YUUICHI ; NUKUI KENJI ; WATANABE YOSHITAKA ; HOSODA TSUTOMU</creatorcontrib><description>A compound semiconductor device includes a substrate; a compound semiconductor layer formed on the substrate; a first insulating film formed on the compound semiconductor layer; a second insulating film formed on the first insulating film; and a gate electrode, a source electrode, and a drain electrode, each being formed on the compound semiconductor layer, wherein the gate electrode is formed of a first opening filled with a first conductive material via at least a gate insulator, and the first opening is formed in the first insulating film and configured to partially expose the compound semiconductor layer, and wherein the source electrode and the drain electrode are formed of a pair of second openings filled with at least a second conductive material, and the second openings are formed in at least the second insulating film and the first insulating film and configured to partially expose the compound semiconductor layer.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111110&DB=EPODOC&CC=US&NR=2011272742A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111110&DB=EPODOC&CC=US&NR=2011272742A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AKIYAMA SHINICHI</creatorcontrib><creatorcontrib>KATOU MUTSUMI</creatorcontrib><creatorcontrib>FUJISAWA YOICHI</creatorcontrib><creatorcontrib>SATO TOSHIYA</creatorcontrib><creatorcontrib>ITOU TETSUYA</creatorcontrib><creatorcontrib>SATOU YUUICHI</creatorcontrib><creatorcontrib>NUKUI KENJI</creatorcontrib><creatorcontrib>WATANABE YOSHITAKA</creatorcontrib><creatorcontrib>HOSODA TSUTOMU</creatorcontrib><title>COMPOUND SEMICONDUCTOR DEVICE AND METHOD OF MANUFCTURING SAME</title><description>A compound semiconductor device includes a substrate; a compound semiconductor layer formed on the substrate; a first insulating film formed on the compound semiconductor layer; a second insulating film formed on the first insulating film; and a gate electrode, a source electrode, and a drain electrode, each being formed on the compound semiconductor layer, wherein the gate electrode is formed of a first opening filled with a first conductive material via at least a gate insulator, and the first opening is formed in the first insulating film and configured to partially expose the compound semiconductor layer, and wherein the source electrode and the drain electrode are formed of a pair of second openings filled with at least a second conductive material, and the second openings are formed in at least the second insulating film and the first insulating film and configured to partially expose the compound semiconductor layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB19vcN8A_1c1EIdvX1dPb3cwl1DvEPUnBxDfN0dlVwBEr4uoZ4-Lso-Lsp-Dr6hbo5h4QGefq5KwQ7-rryMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjA0NDI3MjcxMjR0Nj4lQBAN6RKsY</recordid><startdate>20111110</startdate><enddate>20111110</enddate><creator>AKIYAMA SHINICHI</creator><creator>KATOU MUTSUMI</creator><creator>FUJISAWA YOICHI</creator><creator>SATO TOSHIYA</creator><creator>ITOU TETSUYA</creator><creator>SATOU YUUICHI</creator><creator>NUKUI KENJI</creator><creator>WATANABE YOSHITAKA</creator><creator>HOSODA TSUTOMU</creator><scope>EVB</scope></search><sort><creationdate>20111110</creationdate><title>COMPOUND SEMICONDUCTOR DEVICE AND METHOD OF MANUFCTURING SAME</title><author>AKIYAMA SHINICHI ; KATOU MUTSUMI ; FUJISAWA YOICHI ; SATO TOSHIYA ; ITOU TETSUYA ; SATOU YUUICHI ; NUKUI KENJI ; WATANABE YOSHITAKA ; HOSODA TSUTOMU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2011272742A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>AKIYAMA SHINICHI</creatorcontrib><creatorcontrib>KATOU MUTSUMI</creatorcontrib><creatorcontrib>FUJISAWA YOICHI</creatorcontrib><creatorcontrib>SATO TOSHIYA</creatorcontrib><creatorcontrib>ITOU TETSUYA</creatorcontrib><creatorcontrib>SATOU YUUICHI</creatorcontrib><creatorcontrib>NUKUI KENJI</creatorcontrib><creatorcontrib>WATANABE YOSHITAKA</creatorcontrib><creatorcontrib>HOSODA TSUTOMU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AKIYAMA SHINICHI</au><au>KATOU MUTSUMI</au><au>FUJISAWA YOICHI</au><au>SATO TOSHIYA</au><au>ITOU TETSUYA</au><au>SATOU YUUICHI</au><au>NUKUI KENJI</au><au>WATANABE YOSHITAKA</au><au>HOSODA TSUTOMU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>COMPOUND SEMICONDUCTOR DEVICE AND METHOD OF MANUFCTURING SAME</title><date>2011-11-10</date><risdate>2011</risdate><abstract>A compound semiconductor device includes a substrate; a compound semiconductor layer formed on the substrate; a first insulating film formed on the compound semiconductor layer; a second insulating film formed on the first insulating film; and a gate electrode, a source electrode, and a drain electrode, each being formed on the compound semiconductor layer, wherein the gate electrode is formed of a first opening filled with a first conductive material via at least a gate insulator, and the first opening is formed in the first insulating film and configured to partially expose the compound semiconductor layer, and wherein the source electrode and the drain electrode are formed of a pair of second openings filled with at least a second conductive material, and the second openings are formed in at least the second insulating film and the first insulating film and configured to partially expose the compound semiconductor layer.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2011272742A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | COMPOUND SEMICONDUCTOR DEVICE AND METHOD OF MANUFCTURING SAME |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T07%3A30%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AKIYAMA%20SHINICHI&rft.date=2011-11-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2011272742A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |