TWO-STAGE DAC ARCHITECTURE FOR LCD SOURCE DRIVER UTILIZING ONE-BIT SERIAL CHARGE REDISTRIBUTION DAC
A two-stage digital-to-analog converter for outputting an analog voltage in response to a M-bit digital input code includes a one-bit serial charge redistribution digital-to-analog converter having a high reference voltage input node for receiving a high reference voltage and a low reference voltage...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | TU NANG-PING |
| description | A two-stage digital-to-analog converter for outputting an analog voltage in response to a M-bit digital input code includes a one-bit serial charge redistribution digital-to-analog converter having a high reference voltage input node for receiving a high reference voltage and a low reference voltage input node for receiving a low reference voltage. A voltage selector sets the high reference voltage and low reference voltage to selected levels depending on at least a portion of the M-bit digital input code. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2011261086A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2011261086A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2011261086A13</originalsourceid><addsrcrecordid>eNqNjMEKgkAQQL10iOofBjoLroF0XcdRB8SF2dmCLiKynaIE-38y6AM6vcN7vG0y6dWlXm1DUFkEK9iyEmoQgtoJdFiBd0Fw9cIXEgjKHd-4b8D1lJas4EnYdoCtlXUjVLFX4XINXf-97pPNfXws8fDjLjnWpNimcX4NcZnHKT7jewg-z4zJC5OdC2tO_1Uf14E1Bw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TWO-STAGE DAC ARCHITECTURE FOR LCD SOURCE DRIVER UTILIZING ONE-BIT SERIAL CHARGE REDISTRIBUTION DAC</title><source>esp@cenet</source><creator>TU NANG-PING</creator><creatorcontrib>TU NANG-PING</creatorcontrib><description>A two-stage digital-to-analog converter for outputting an analog voltage in response to a M-bit digital input code includes a one-bit serial charge redistribution digital-to-analog converter having a high reference voltage input node for receiving a high reference voltage and a low reference voltage input node for receiving a low reference voltage. A voltage selector sets the high reference voltage and low reference voltage to selected levels depending on at least a portion of the M-bit digital input code.</description><language>eng</language><subject>ADVERTISING ; ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION ; BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; CRYPTOGRAPHY ; DECODING ; DISPLAY ; EDUCATION ; ELECTRICITY ; PHYSICS ; SEALS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111027&DB=EPODOC&CC=US&NR=2011261086A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111027&DB=EPODOC&CC=US&NR=2011261086A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TU NANG-PING</creatorcontrib><title>TWO-STAGE DAC ARCHITECTURE FOR LCD SOURCE DRIVER UTILIZING ONE-BIT SERIAL CHARGE REDISTRIBUTION DAC</title><description>A two-stage digital-to-analog converter for outputting an analog voltage in response to a M-bit digital input code includes a one-bit serial charge redistribution digital-to-analog converter having a high reference voltage input node for receiving a high reference voltage and a low reference voltage input node for receiving a low reference voltage. A voltage selector sets the high reference voltage and low reference voltage to selected levels depending on at least a portion of the M-bit digital input code.</description><subject>ADVERTISING</subject><subject>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>CRYPTOGRAPHY</subject><subject>DECODING</subject><subject>DISPLAY</subject><subject>EDUCATION</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SEALS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjMEKgkAQQL10iOofBjoLroF0XcdRB8SF2dmCLiKynaIE-38y6AM6vcN7vG0y6dWlXm1DUFkEK9iyEmoQgtoJdFiBd0Fw9cIXEgjKHd-4b8D1lJas4EnYdoCtlXUjVLFX4XINXf-97pPNfXws8fDjLjnWpNimcX4NcZnHKT7jewg-z4zJC5OdC2tO_1Uf14E1Bw</recordid><startdate>20111027</startdate><enddate>20111027</enddate><creator>TU NANG-PING</creator><scope>EVB</scope></search><sort><creationdate>20111027</creationdate><title>TWO-STAGE DAC ARCHITECTURE FOR LCD SOURCE DRIVER UTILIZING ONE-BIT SERIAL CHARGE REDISTRIBUTION DAC</title><author>TU NANG-PING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2011261086A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>ADVERTISING</topic><topic>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>CRYPTOGRAPHY</topic><topic>DECODING</topic><topic>DISPLAY</topic><topic>EDUCATION</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SEALS</topic><toplevel>online_resources</toplevel><creatorcontrib>TU NANG-PING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TU NANG-PING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TWO-STAGE DAC ARCHITECTURE FOR LCD SOURCE DRIVER UTILIZING ONE-BIT SERIAL CHARGE REDISTRIBUTION DAC</title><date>2011-10-27</date><risdate>2011</risdate><abstract>A two-stage digital-to-analog converter for outputting an analog voltage in response to a M-bit digital input code includes a one-bit serial charge redistribution digital-to-analog converter having a high reference voltage input node for receiving a high reference voltage and a low reference voltage input node for receiving a low reference voltage. A voltage selector sets the high reference voltage and low reference voltage to selected levels depending on at least a portion of the M-bit digital input code.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2011261086A1 |
| source | esp@cenet |
| subjects | ADVERTISING ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING CRYPTOGRAPHY DECODING DISPLAY EDUCATION ELECTRICITY PHYSICS SEALS |
| title | TWO-STAGE DAC ARCHITECTURE FOR LCD SOURCE DRIVER UTILIZING ONE-BIT SERIAL CHARGE REDISTRIBUTION DAC |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T23%3A38%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TU%20NANG-PING&rft.date=2011-10-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2011261086A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |