PRINTED CIRCUIT BOARD AND METHOD FOR MAKING SAME

A printed circuit board (PCB) includes a base, copper foils, an insulating layer, and metallic foils. The copper foils are disposed on the base. The insulating layer is coated on the copper foils. The metallic foils are layered on the insulating layer. The copper foils and the metallic foils connect...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: SU CHI-KUNG
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SU CHI-KUNG
description A printed circuit board (PCB) includes a base, copper foils, an insulating layer, and metallic foils. The copper foils are disposed on the base. The insulating layer is coated on the copper foils. The metallic foils are layered on the insulating layer. The copper foils and the metallic foils connect a first electrical element to a second electrical element.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2011240345A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2011240345A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2011240345A13</originalsourceid><addsrcrecordid>eNrjZDAICPL0C3F1UXD2DHIO9QxRcPJ3DHJRcPRzUfB1DfHwd1Fw8w9S8HX09vRzVwh29HXlYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoaGRiYGxiamjobGxKkCAJuyJsA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PRINTED CIRCUIT BOARD AND METHOD FOR MAKING SAME</title><source>esp@cenet</source><creator>SU CHI-KUNG</creator><creatorcontrib>SU CHI-KUNG</creatorcontrib><description>A printed circuit board (PCB) includes a base, copper foils, an insulating layer, and metallic foils. The copper foils are disposed on the base. The insulating layer is coated on the copper foils. The metallic foils are layered on the insulating layer. The copper foils and the metallic foils connect a first electrical element to a second electrical element.</description><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; LAYERED PRODUCTS ; LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PERFORMING OPERATIONS ; PRINTED CIRCUITS ; TRANSPORTING</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20111006&amp;DB=EPODOC&amp;CC=US&amp;NR=2011240345A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20111006&amp;DB=EPODOC&amp;CC=US&amp;NR=2011240345A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SU CHI-KUNG</creatorcontrib><title>PRINTED CIRCUIT BOARD AND METHOD FOR MAKING SAME</title><description>A printed circuit board (PCB) includes a base, copper foils, an insulating layer, and metallic foils. The copper foils are disposed on the base. The insulating layer is coated on the copper foils. The metallic foils are layered on the insulating layer. The copper foils and the metallic foils connect a first electrical element to a second electrical element.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>LAYERED PRODUCTS</subject><subject>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PERFORMING OPERATIONS</subject><subject>PRINTED CIRCUITS</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAICPL0C3F1UXD2DHIO9QxRcPJ3DHJRcPRzUfB1DfHwd1Fw8w9S8HX09vRzVwh29HXlYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoaGRiYGxiamjobGxKkCAJuyJsA</recordid><startdate>20111006</startdate><enddate>20111006</enddate><creator>SU CHI-KUNG</creator><scope>EVB</scope></search><sort><creationdate>20111006</creationdate><title>PRINTED CIRCUIT BOARD AND METHOD FOR MAKING SAME</title><author>SU CHI-KUNG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2011240345A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>LAYERED PRODUCTS</topic><topic>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PERFORMING OPERATIONS</topic><topic>PRINTED CIRCUITS</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>SU CHI-KUNG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SU CHI-KUNG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PRINTED CIRCUIT BOARD AND METHOD FOR MAKING SAME</title><date>2011-10-06</date><risdate>2011</risdate><abstract>A printed circuit board (PCB) includes a base, copper foils, an insulating layer, and metallic foils. The copper foils are disposed on the base. The insulating layer is coated on the copper foils. The metallic foils are layered on the insulating layer. The copper foils and the metallic foils connect a first electrical element to a second electrical element.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2011240345A1
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
LAYERED PRODUCTS
LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PERFORMING OPERATIONS
PRINTED CIRCUITS
TRANSPORTING
title PRINTED CIRCUIT BOARD AND METHOD FOR MAKING SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-11T23%3A10%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SU%20CHI-KUNG&rft.date=2011-10-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2011240345A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true