BIST DDR MEMORY INTERFACE CIRCUIT AND METHOD FOR TESTING THE SAME

An apparatus and method for self-testing a DDR memory interface are disclosed. In one aspect, a built-in-self-test (BIST) memory interface circuit includes a signal multiplier for receiving a first clock signal from a tester and outputs a multiplied clock signal. A first multiplexer is used for sele...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	JARBOE, JR. JAMES MICHAEL, AGRAWAL VINAY, NAYAK NEERAJ P, PANIGRAHI SUKANTA KISHORE
Format:	Patent
Sprache:	eng
Schlagworte:	INFORMATION STORAGE MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS STATIC STORES TESTING
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!