RECALIBRATION OF PRECISION CLOCKS IN A COMPUTER NETWORK

In one embodiment, a clock on a network device is initialized, and then a first timing message is received at the network device from a reference device having a first timestamp indicating when the first timing message was transmitted from the reference device. The network device may then determine...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CASSAR CHRISTIAN, ASATI RAJIV, BRYANT STEWART FREDERICK, PATTON KENNETH A, HENDRICKSON MARK L
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CASSAR CHRISTIAN
ASATI RAJIV
BRYANT STEWART FREDERICK
PATTON KENNETH A
HENDRICKSON MARK L
description In one embodiment, a clock on a network device is initialized, and then a first timing message is received at the network device from a reference device having a first timestamp indicating when the first timing message was transmitted from the reference device. The network device may then determine and store a one-way delay from the first timestamp to a first time at which the first timing message was received at the network device. In response to restarting the clock, the network device may receive a second timing message from the reference device having a second timestamp indicating when the second timing message was transmitted from the reference device. The network device may then calibrate the clock such that a second time at which the network device received the second timing message is the second timestamp plus the stored one-way delay.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2011153869A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2011153869A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2011153869A13</originalsourceid><addsrcrecordid>eNrjZDAPcnV29PF0CnIM8fT3U_B3UwgAingGgzjOPv7O3sEKnn4KjgrO_r4BoSGuQQp-riHh_kHePAysaYk5xam8UJqbQdnNNcTZQze1ID8-tbggMTk1L7UkPjTYyMDQ0NDU2MLM0tHQmDhVANvIKSo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>RECALIBRATION OF PRECISION CLOCKS IN A COMPUTER NETWORK</title><source>esp@cenet</source><creator>CASSAR CHRISTIAN ; ASATI RAJIV ; BRYANT STEWART FREDERICK ; PATTON KENNETH A ; HENDRICKSON MARK L</creator><creatorcontrib>CASSAR CHRISTIAN ; ASATI RAJIV ; BRYANT STEWART FREDERICK ; PATTON KENNETH A ; HENDRICKSON MARK L</creatorcontrib><description>In one embodiment, a clock on a network device is initialized, and then a first timing message is received at the network device from a reference device having a first timestamp indicating when the first timing message was transmitted from the reference device. The network device may then determine and store a one-way delay from the first timestamp to a first time at which the first timing message was received at the network device. In response to restarting the clock, the network device may receive a second timing message from the reference device having a second timestamp indicating when the second timing message was transmitted from the reference device. The network device may then calibrate the clock such that a second time at which the network device received the second timing message is the second timestamp plus the stored one-way delay.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; MULTIPLEX COMMUNICATION ; PHYSICS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110623&amp;DB=EPODOC&amp;CC=US&amp;NR=2011153869A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76292</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110623&amp;DB=EPODOC&amp;CC=US&amp;NR=2011153869A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CASSAR CHRISTIAN</creatorcontrib><creatorcontrib>ASATI RAJIV</creatorcontrib><creatorcontrib>BRYANT STEWART FREDERICK</creatorcontrib><creatorcontrib>PATTON KENNETH A</creatorcontrib><creatorcontrib>HENDRICKSON MARK L</creatorcontrib><title>RECALIBRATION OF PRECISION CLOCKS IN A COMPUTER NETWORK</title><description>In one embodiment, a clock on a network device is initialized, and then a first timing message is received at the network device from a reference device having a first timestamp indicating when the first timing message was transmitted from the reference device. The network device may then determine and store a one-way delay from the first timestamp to a first time at which the first timing message was received at the network device. In response to restarting the clock, the network device may receive a second timing message from the reference device having a second timestamp indicating when the second timing message was transmitted from the reference device. The network device may then calibrate the clock such that a second time at which the network device received the second timing message is the second timestamp plus the stored one-way delay.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>MULTIPLEX COMMUNICATION</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAPcnV29PF0CnIM8fT3U_B3UwgAingGgzjOPv7O3sEKnn4KjgrO_r4BoSGuQQp-riHh_kHePAysaYk5xam8UJqbQdnNNcTZQze1ID8-tbggMTk1L7UkPjTYyMDQ0NDU2MLM0tHQmDhVANvIKSo</recordid><startdate>20110623</startdate><enddate>20110623</enddate><creator>CASSAR CHRISTIAN</creator><creator>ASATI RAJIV</creator><creator>BRYANT STEWART FREDERICK</creator><creator>PATTON KENNETH A</creator><creator>HENDRICKSON MARK L</creator><scope>EVB</scope></search><sort><creationdate>20110623</creationdate><title>RECALIBRATION OF PRECISION CLOCKS IN A COMPUTER NETWORK</title><author>CASSAR CHRISTIAN ; ASATI RAJIV ; BRYANT STEWART FREDERICK ; PATTON KENNETH A ; HENDRICKSON MARK L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2011153869A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>MULTIPLEX COMMUNICATION</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CASSAR CHRISTIAN</creatorcontrib><creatorcontrib>ASATI RAJIV</creatorcontrib><creatorcontrib>BRYANT STEWART FREDERICK</creatorcontrib><creatorcontrib>PATTON KENNETH A</creatorcontrib><creatorcontrib>HENDRICKSON MARK L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CASSAR CHRISTIAN</au><au>ASATI RAJIV</au><au>BRYANT STEWART FREDERICK</au><au>PATTON KENNETH A</au><au>HENDRICKSON MARK L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>RECALIBRATION OF PRECISION CLOCKS IN A COMPUTER NETWORK</title><date>2011-06-23</date><risdate>2011</risdate><abstract>In one embodiment, a clock on a network device is initialized, and then a first timing message is received at the network device from a reference device having a first timestamp indicating when the first timing message was transmitted from the reference device. The network device may then determine and store a one-way delay from the first timestamp to a first time at which the first timing message was received at the network device. In response to restarting the clock, the network device may receive a second timing message from the reference device having a second timestamp indicating when the second timing message was transmitted from the reference device. The network device may then calibrate the clock such that a second time at which the network device received the second timing message is the second timestamp plus the stored one-way delay.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2011153869A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
MULTIPLEX COMMUNICATION
PHYSICS
title RECALIBRATION OF PRECISION CLOCKS IN A COMPUTER NETWORK
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T09%3A06%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CASSAR%20CHRISTIAN&rft.date=2011-06-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2011153869A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true