METHOD OF PLATEN FABRICATION TO ALLOW ELECTRODE PATTERN AND GAS COOLING OPTIMIZATION
An electrode pattern and layered assembly is disclosed. This assembly utilizes multiple-piece construction, including at least two electrically conductive layers and at least three electrically insulating layers. By incorporating a second electrically conductive layer, each electrode can be divided...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | PEITZSCH SCOTT E |
| description | An electrode pattern and layered assembly is disclosed. This assembly utilizes multiple-piece construction, including at least two electrically conductive layers and at least three electrically insulating layers. By incorporating a second electrically conductive layer, each electrode can be divided into two or more separate portions on the top layer, and joined together using the second conductive layer. Connections between the two conductive layers can be made using any suitable technique, including through-hole vias, conductive rods and the like. The use of a second electrically conductive layer also allows for a different gas distribution strategy. The use of multiple conductive layers allows the use of one or more concentric channels to be used through which the gas can be injected. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2010321856A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2010321856A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2010321856A13</originalsourceid><addsrcrecordid>eNqNy7EKwjAQgOEsDqK-w4Gz0LQormdyaQNpLrQngkspEifRQn1_BPEBnP7l-5dKWpKGLbCDFFAogsNT5w2K5wjCgCHwBSiQkY4tQUIR6iJgtFBjD4Y5-FgDJ_Gtv36_tVrcx8ecN7-u1NaRmGaXp9eQ52m85Wd-D-e-LHRRlfq4P6Cu_lMf2yow-g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD OF PLATEN FABRICATION TO ALLOW ELECTRODE PATTERN AND GAS COOLING OPTIMIZATION</title><source>esp@cenet</source><creator>PEITZSCH SCOTT E</creator><creatorcontrib>PEITZSCH SCOTT E</creatorcontrib><description>An electrode pattern and layered assembly is disclosed. This assembly utilizes multiple-piece construction, including at least two electrically conductive layers and at least three electrically insulating layers. By incorporating a second electrically conductive layer, each electrode can be divided into two or more separate portions on the top layer, and joined together using the second conductive layer. Connections between the two conductive layers can be made using any suitable technique, including through-hole vias, conductive rods and the like. The use of a second electrically conductive layer also allows for a different gas distribution strategy. The use of multiple conductive layers allows the use of one or more concentric channels to be used through which the gas can be injected.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; ELECTRIC MACHINES NOT OTHERWISE PROVIDED FOR ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC ; GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS ; GENERATION ; LAYERED PRODUCTS ; LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM ; PERFORMING OPERATIONS ; SEMICONDUCTOR DEVICES ; TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION ; TECHNICAL SUBJECTS COVERED BY FORMER USPC ; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS ; TRANSPORTING</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101223&DB=EPODOC&CC=US&NR=2010321856A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101223&DB=EPODOC&CC=US&NR=2010321856A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PEITZSCH SCOTT E</creatorcontrib><title>METHOD OF PLATEN FABRICATION TO ALLOW ELECTRODE PATTERN AND GAS COOLING OPTIMIZATION</title><description>An electrode pattern and layered assembly is disclosed. This assembly utilizes multiple-piece construction, including at least two electrically conductive layers and at least three electrically insulating layers. By incorporating a second electrically conductive layer, each electrode can be divided into two or more separate portions on the top layer, and joined together using the second conductive layer. Connections between the two conductive layers can be made using any suitable technique, including through-hole vias, conductive rods and the like. The use of a second electrically conductive layer also allows for a different gas distribution strategy. The use of multiple conductive layers allows the use of one or more concentric channels to be used through which the gas can be injected.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>ELECTRIC MACHINES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</subject><subject>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</subject><subject>GENERATION</subject><subject>LAYERED PRODUCTS</subject><subject>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</subject><subject>PERFORMING OPERATIONS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER USPC</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy7EKwjAQgOEsDqK-w4Gz0LQormdyaQNpLrQngkspEifRQn1_BPEBnP7l-5dKWpKGLbCDFFAogsNT5w2K5wjCgCHwBSiQkY4tQUIR6iJgtFBjD4Y5-FgDJ_Gtv36_tVrcx8ecN7-u1NaRmGaXp9eQ52m85Wd-D-e-LHRRlfq4P6Cu_lMf2yow-g</recordid><startdate>20101223</startdate><enddate>20101223</enddate><creator>PEITZSCH SCOTT E</creator><scope>EVB</scope></search><sort><creationdate>20101223</creationdate><title>METHOD OF PLATEN FABRICATION TO ALLOW ELECTRODE PATTERN AND GAS COOLING OPTIMIZATION</title><author>PEITZSCH SCOTT E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2010321856A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>ELECTRIC MACHINES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</topic><topic>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</topic><topic>GENERATION</topic><topic>LAYERED PRODUCTS</topic><topic>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</topic><topic>PERFORMING OPERATIONS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER USPC</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>PEITZSCH SCOTT E</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PEITZSCH SCOTT E</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD OF PLATEN FABRICATION TO ALLOW ELECTRODE PATTERN AND GAS COOLING OPTIMIZATION</title><date>2010-12-23</date><risdate>2010</risdate><abstract>An electrode pattern and layered assembly is disclosed. This assembly utilizes multiple-piece construction, including at least two electrically conductive layers and at least three electrically insulating layers. By incorporating a second electrically conductive layer, each electrode can be divided into two or more separate portions on the top layer, and joined together using the second conductive layer. Connections between the two conductive layers can be made using any suitable technique, including through-hole vias, conductive rods and the like. The use of a second electrically conductive layer also allows for a different gas distribution strategy. The use of multiple conductive layers allows the use of one or more concentric channels to be used through which the gas can be injected.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2010321856A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ELECTRIC MACHINES NOT OTHERWISE PROVIDED FOR ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS GENERATION LAYERED PRODUCTS LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM PERFORMING OPERATIONS SEMICONDUCTOR DEVICES TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION TECHNICAL SUBJECTS COVERED BY FORMER USPC TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS TRANSPORTING |
| title | METHOD OF PLATEN FABRICATION TO ALLOW ELECTRODE PATTERN AND GAS COOLING OPTIMIZATION |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T22%3A24%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PEITZSCH%20SCOTT%20E&rft.date=2010-12-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2010321856A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |