Processor that utilizes re-configurable logic to construct persistent finite state machines from machine instruction sequences
A processor, integrated with re-configurable logic and memory elements, is disclosed which is to be used as part of a shared memory, multiprocessor computer system. The invention utilizes the re-configurable elements to construct persistent finite state machines based on information decoded by the i...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | DAFFRON CHRISTOPHER JOSEPH |
| description | A processor, integrated with re-configurable logic and memory elements, is disclosed which is to be used as part of a shared memory, multiprocessor computer system. The invention utilizes the re-configurable elements to construct persistent finite state machines based on information decoded by the invention from sequences of CISC or RISC type processor machine instructions residing in memory. The invention implements the same algorithm represented by the sequence of encoded instructions, but executes the algorithm consuming significantly fewer clock cycles than would be consumed by the processor originally targeted to execute the sequence of encoded instructions. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2010268922A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2010268922A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2010268922A13</originalsourceid><addsrcrecordid>eNqNTbsKwkAQTGMh6j8sWAeSE0RLEcVSUOtwHptk4XIbb_caC7_dK2JvM8MM85gXn2tkhyIcQXurkJQ8vVEgYuk4tNSlaJ8ewXNHDpQhu6IxOYURo5AoBoWWAimCqM04WNdTyBtt5OGngKYacQDBV8KQf5fFrLVecDXxolifT_fjpcSRG5TROgyozeNmqroy293emEO9-S_1BbHiSx4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Processor that utilizes re-configurable logic to construct persistent finite state machines from machine instruction sequences</title><source>esp@cenet</source><creator>DAFFRON CHRISTOPHER JOSEPH</creator><creatorcontrib>DAFFRON CHRISTOPHER JOSEPH</creatorcontrib><description>A processor, integrated with re-configurable logic and memory elements, is disclosed which is to be used as part of a shared memory, multiprocessor computer system. The invention utilizes the re-configurable elements to construct persistent finite state machines based on information decoded by the invention from sequences of CISC or RISC type processor machine instructions residing in memory. The invention implements the same algorithm represented by the sequence of encoded instructions, but executes the algorithm consuming significantly fewer clock cycles than would be consumed by the processor originally targeted to execute the sequence of encoded instructions.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101021&DB=EPODOC&CC=US&NR=2010268922A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101021&DB=EPODOC&CC=US&NR=2010268922A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DAFFRON CHRISTOPHER JOSEPH</creatorcontrib><title>Processor that utilizes re-configurable logic to construct persistent finite state machines from machine instruction sequences</title><description>A processor, integrated with re-configurable logic and memory elements, is disclosed which is to be used as part of a shared memory, multiprocessor computer system. The invention utilizes the re-configurable elements to construct persistent finite state machines based on information decoded by the invention from sequences of CISC or RISC type processor machine instructions residing in memory. The invention implements the same algorithm represented by the sequence of encoded instructions, but executes the algorithm consuming significantly fewer clock cycles than would be consumed by the processor originally targeted to execute the sequence of encoded instructions.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNTbsKwkAQTGMh6j8sWAeSE0RLEcVSUOtwHptk4XIbb_caC7_dK2JvM8MM85gXn2tkhyIcQXurkJQ8vVEgYuk4tNSlaJ8ewXNHDpQhu6IxOYURo5AoBoWWAimCqM04WNdTyBtt5OGngKYacQDBV8KQf5fFrLVecDXxolifT_fjpcSRG5TROgyozeNmqroy293emEO9-S_1BbHiSx4</recordid><startdate>20101021</startdate><enddate>20101021</enddate><creator>DAFFRON CHRISTOPHER JOSEPH</creator><scope>EVB</scope></search><sort><creationdate>20101021</creationdate><title>Processor that utilizes re-configurable logic to construct persistent finite state machines from machine instruction sequences</title><author>DAFFRON CHRISTOPHER JOSEPH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2010268922A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>DAFFRON CHRISTOPHER JOSEPH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DAFFRON CHRISTOPHER JOSEPH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Processor that utilizes re-configurable logic to construct persistent finite state machines from machine instruction sequences</title><date>2010-10-21</date><risdate>2010</risdate><abstract>A processor, integrated with re-configurable logic and memory elements, is disclosed which is to be used as part of a shared memory, multiprocessor computer system. The invention utilizes the re-configurable elements to construct persistent finite state machines based on information decoded by the invention from sequences of CISC or RISC type processor machine instructions residing in memory. The invention implements the same algorithm represented by the sequence of encoded instructions, but executes the algorithm consuming significantly fewer clock cycles than would be consumed by the processor originally targeted to execute the sequence of encoded instructions.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2010268922A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Processor that utilizes re-configurable logic to construct persistent finite state machines from machine instruction sequences |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-20T20%3A00%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DAFFRON%20CHRISTOPHER%20JOSEPH&rft.date=2010-10-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2010268922A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |