POST-ROUTING COUPLING FIXES FOR INTEGRATED CIRCUITS
A method for rerouting a wire in an integrated circuit includes determining a wire coupling a first circuit element to a second circuit element is experiencing capacitive coupling effects with one or more other wires; removing the wire from a netlist; dividing the structure into a routing grid; defi...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KAZDA MICHAEL A BUEHLER MARKUS KOEHL JUERGEN |
| description | A method for rerouting a wire in an integrated circuit includes determining a wire coupling a first circuit element to a second circuit element is experiencing capacitive coupling effects with one or more other wires; removing the wire from a netlist; dividing the structure into a routing grid; defining a first and second wire types; associating a penalty with each wire type; determining all possible paths through the routing grid between the first circuit element and the second circuit element; determining a weighted length for each path; and selecting the path having the lowest weighted length. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2010257503A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2010257503A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2010257503A13</originalsourceid><addsrcrecordid>eNrjZDAO8A8O0Q3yDw3x9HNXcPYPDfABMdw8I1yDFdz8gxQ8_UJc3YMcQ1xdFJw9g5xDPUOCeRhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGhgZGpuamBsaOhMXGqAGQSKE8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>POST-ROUTING COUPLING FIXES FOR INTEGRATED CIRCUITS</title><source>esp@cenet</source><creator>KAZDA MICHAEL A ; BUEHLER MARKUS ; KOEHL JUERGEN</creator><creatorcontrib>KAZDA MICHAEL A ; BUEHLER MARKUS ; KOEHL JUERGEN</creatorcontrib><description>A method for rerouting a wire in an integrated circuit includes determining a wire coupling a first circuit element to a second circuit element is experiencing capacitive coupling effects with one or more other wires; removing the wire from a netlist; dividing the structure into a routing grid; defining a first and second wire types; associating a penalty with each wire type; determining all possible paths through the routing grid between the first circuit element and the second circuit element; determining a weighted length for each path; and selecting the path having the lowest weighted length.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101007&DB=EPODOC&CC=US&NR=2010257503A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101007&DB=EPODOC&CC=US&NR=2010257503A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KAZDA MICHAEL A</creatorcontrib><creatorcontrib>BUEHLER MARKUS</creatorcontrib><creatorcontrib>KOEHL JUERGEN</creatorcontrib><title>POST-ROUTING COUPLING FIXES FOR INTEGRATED CIRCUITS</title><description>A method for rerouting a wire in an integrated circuit includes determining a wire coupling a first circuit element to a second circuit element is experiencing capacitive coupling effects with one or more other wires; removing the wire from a netlist; dividing the structure into a routing grid; defining a first and second wire types; associating a penalty with each wire type; determining all possible paths through the routing grid between the first circuit element and the second circuit element; determining a weighted length for each path; and selecting the path having the lowest weighted length.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAO8A8O0Q3yDw3x9HNXcPYPDfABMdw8I1yDFdz8gxQ8_UJc3YMcQ1xdFJw9g5xDPUOCeRhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGhgZGpuamBsaOhMXGqAGQSKE8</recordid><startdate>20101007</startdate><enddate>20101007</enddate><creator>KAZDA MICHAEL A</creator><creator>BUEHLER MARKUS</creator><creator>KOEHL JUERGEN</creator><scope>EVB</scope></search><sort><creationdate>20101007</creationdate><title>POST-ROUTING COUPLING FIXES FOR INTEGRATED CIRCUITS</title><author>KAZDA MICHAEL A ; BUEHLER MARKUS ; KOEHL JUERGEN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2010257503A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KAZDA MICHAEL A</creatorcontrib><creatorcontrib>BUEHLER MARKUS</creatorcontrib><creatorcontrib>KOEHL JUERGEN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KAZDA MICHAEL A</au><au>BUEHLER MARKUS</au><au>KOEHL JUERGEN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>POST-ROUTING COUPLING FIXES FOR INTEGRATED CIRCUITS</title><date>2010-10-07</date><risdate>2010</risdate><abstract>A method for rerouting a wire in an integrated circuit includes determining a wire coupling a first circuit element to a second circuit element is experiencing capacitive coupling effects with one or more other wires; removing the wire from a netlist; dividing the structure into a routing grid; defining a first and second wire types; associating a penalty with each wire type; determining all possible paths through the routing grid between the first circuit element and the second circuit element; determining a weighted length for each path; and selecting the path having the lowest weighted length.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2010257503A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | POST-ROUTING COUPLING FIXES FOR INTEGRATED CIRCUITS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T02%3A14%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KAZDA%20MICHAEL%20A&rft.date=2010-10-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2010257503A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |