Array Operation Using A Schottky Diode As a Non-Ohmic Isolation Device
A two-terminal memory cell including a Schottky metal-semiconductor contact as a non-ohmic device (NOD) allows selection of two-terminal cross-point memory array operating voltages that eliminate "half-select leakage current" problems present when other types of non-ohmic devices are used....
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LAMBERTSON ROY SCHLOSS LAWRENCE |
description | A two-terminal memory cell including a Schottky metal-semiconductor contact as a non-ohmic device (NOD) allows selection of two-terminal cross-point memory array operating voltages that eliminate "half-select leakage current" problems present when other types of non-ohmic devices are used. The NOD structure can comprise a "metal/oxide semiconductor/metal" or a "metal/lightly-doped single layer polycrystalline silicon." The memory cell can include a two-terminal memory element including at least one conductive oxide layer (e.g., a conductive metal oxide-CMO, such as a perovskite or a conductive binary oxide) and an electronically insulating layer (e.g., yttria-stabilized zirconia-YSZ) in contact with the CMO. The NOD can be included in the memory cell and configured electrically in series with the memory element. The memory cell can be positioned in a two-terminal cross-point array between a pair of conductive array lines (e.g., a bit line and a word line) across which voltages for data operations are applied. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2010157710A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2010157710A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2010157710A13</originalsourceid><addsrcrecordid>eNrjZHBzLCpKrFTwL0gtSizJzM9TCC3OzEtXcFQITs7ILynJrlRwycxPSVVwLFZIVPDLz9P1z8jNTFbwLM7Pgah3SS3LTE7lYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoYGhqbm5oYGjobGxKkCADiWMuU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Array Operation Using A Schottky Diode As a Non-Ohmic Isolation Device</title><source>esp@cenet</source><creator>LAMBERTSON ROY ; SCHLOSS LAWRENCE</creator><creatorcontrib>LAMBERTSON ROY ; SCHLOSS LAWRENCE</creatorcontrib><description>A two-terminal memory cell including a Schottky metal-semiconductor contact as a non-ohmic device (NOD) allows selection of two-terminal cross-point memory array operating voltages that eliminate "half-select leakage current" problems present when other types of non-ohmic devices are used. The NOD structure can comprise a "metal/oxide semiconductor/metal" or a "metal/lightly-doped single layer polycrystalline silicon." The memory cell can include a two-terminal memory element including at least one conductive oxide layer (e.g., a conductive metal oxide-CMO, such as a perovskite or a conductive binary oxide) and an electronically insulating layer (e.g., yttria-stabilized zirconia-YSZ) in contact with the CMO. The NOD can be included in the memory cell and configured electrically in series with the memory element. The memory cell can be positioned in a two-terminal cross-point array between a pair of conductive array lines (e.g., a bit line and a word line) across which voltages for data operations are applied.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100624&DB=EPODOC&CC=US&NR=2010157710A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25568,76551</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100624&DB=EPODOC&CC=US&NR=2010157710A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LAMBERTSON ROY</creatorcontrib><creatorcontrib>SCHLOSS LAWRENCE</creatorcontrib><title>Array Operation Using A Schottky Diode As a Non-Ohmic Isolation Device</title><description>A two-terminal memory cell including a Schottky metal-semiconductor contact as a non-ohmic device (NOD) allows selection of two-terminal cross-point memory array operating voltages that eliminate "half-select leakage current" problems present when other types of non-ohmic devices are used. The NOD structure can comprise a "metal/oxide semiconductor/metal" or a "metal/lightly-doped single layer polycrystalline silicon." The memory cell can include a two-terminal memory element including at least one conductive oxide layer (e.g., a conductive metal oxide-CMO, such as a perovskite or a conductive binary oxide) and an electronically insulating layer (e.g., yttria-stabilized zirconia-YSZ) in contact with the CMO. The NOD can be included in the memory cell and configured electrically in series with the memory element. The memory cell can be positioned in a two-terminal cross-point array between a pair of conductive array lines (e.g., a bit line and a word line) across which voltages for data operations are applied.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBzLCpKrFTwL0gtSizJzM9TCC3OzEtXcFQITs7ILynJrlRwycxPSVVwLFZIVPDLz9P1z8jNTFbwLM7Pgah3SS3LTE7lYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoYGhqbm5oYGjobGxKkCADiWMuU</recordid><startdate>20100624</startdate><enddate>20100624</enddate><creator>LAMBERTSON ROY</creator><creator>SCHLOSS LAWRENCE</creator><scope>EVB</scope></search><sort><creationdate>20100624</creationdate><title>Array Operation Using A Schottky Diode As a Non-Ohmic Isolation Device</title><author>LAMBERTSON ROY ; SCHLOSS LAWRENCE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2010157710A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>LAMBERTSON ROY</creatorcontrib><creatorcontrib>SCHLOSS LAWRENCE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LAMBERTSON ROY</au><au>SCHLOSS LAWRENCE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Array Operation Using A Schottky Diode As a Non-Ohmic Isolation Device</title><date>2010-06-24</date><risdate>2010</risdate><abstract>A two-terminal memory cell including a Schottky metal-semiconductor contact as a non-ohmic device (NOD) allows selection of two-terminal cross-point memory array operating voltages that eliminate "half-select leakage current" problems present when other types of non-ohmic devices are used. The NOD structure can comprise a "metal/oxide semiconductor/metal" or a "metal/lightly-doped single layer polycrystalline silicon." The memory cell can include a two-terminal memory element including at least one conductive oxide layer (e.g., a conductive metal oxide-CMO, such as a perovskite or a conductive binary oxide) and an electronically insulating layer (e.g., yttria-stabilized zirconia-YSZ) in contact with the CMO. The NOD can be included in the memory cell and configured electrically in series with the memory element. The memory cell can be positioned in a two-terminal cross-point array between a pair of conductive array lines (e.g., a bit line and a word line) across which voltages for data operations are applied.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2010157710A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES |
title | Array Operation Using A Schottky Diode As a Non-Ohmic Isolation Device |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-17T10%3A42%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LAMBERTSON%20ROY&rft.date=2010-06-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2010157710A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |