SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES WITH EDGE CONTACTS AND SACRIFICIAL SUBSTRATES AND OTHER INTERMEDIATE STRUCTURES USED OR FORMED IN FABRICATING THE ASSEMBLIES OR PACKAGES

A sacrificial substrate for fabricating semiconductor device assemblies and packages with edge contacts includes conductive elements on a surface thereof, which are located so as to align along a street between each adjacent pair of semiconductor devices on the device substrate. A semiconductor devi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BOON SUAN JEUNG, ENG MEOW KOON, CHIA YONG POO, LOW SIU WAF
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BOON SUAN JEUNG
ENG MEOW KOON
CHIA YONG POO
LOW SIU WAF
description A sacrificial substrate for fabricating semiconductor device assemblies and packages with edge contacts includes conductive elements on a surface thereof, which are located so as to align along a street between each adjacent pair of semiconductor devices on the device substrate. A semiconductor device assembly or package includes a semiconductor device, a redistribution layer over an active surface of the semiconductor device, and dielectric material coating at least portions of an outer periphery of the semiconductor device. Peripheral sections of contacts are located on the peripheral edge and electrically isolated therefrom by the dielectric coating. The contacts may also include upper sections that extend partially over the active surface of the semiconductor device. The assembly or package may include any type of semiconductor device, including a processor, a memory device, and emitter, or an optically sensitive device.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2010072603A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2010072603A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2010072603A13</originalsourceid><addsrcrecordid>eNqNjrEKAkEMRK-xEPUfAtbCqaB1Lpu7C-qd7Ga1FJG1EhX01_w_IypYWoWZeUOmmz0Cr4TaxkXS1oPjjRADBrOLpXAAbByskRZYmdiK1sCuYrCKIuk7D0heSiHBJYRYBPWon2qrNXuQRtmv2In5YLE9i96IGNgQD2X7Sg2DEgsvhCpNBVb9XWLcd0g_6xz3p1safG4vG5asVI_S9bJLt-v-kM7pvothko_zfD6Z5VMcT_-jnn1VS20</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES WITH EDGE CONTACTS AND SACRIFICIAL SUBSTRATES AND OTHER INTERMEDIATE STRUCTURES USED OR FORMED IN FABRICATING THE ASSEMBLIES OR PACKAGES</title><source>esp@cenet</source><creator>BOON SUAN JEUNG ; ENG MEOW KOON ; CHIA YONG POO ; LOW SIU WAF</creator><creatorcontrib>BOON SUAN JEUNG ; ENG MEOW KOON ; CHIA YONG POO ; LOW SIU WAF</creatorcontrib><description>A sacrificial substrate for fabricating semiconductor device assemblies and packages with edge contacts includes conductive elements on a surface thereof, which are located so as to align along a street between each adjacent pair of semiconductor devices on the device substrate. A semiconductor device assembly or package includes a semiconductor device, a redistribution layer over an active surface of the semiconductor device, and dielectric material coating at least portions of an outer periphery of the semiconductor device. Peripheral sections of contacts are located on the peripheral edge and electrically isolated therefrom by the dielectric coating. The contacts may also include upper sections that extend partially over the active surface of the semiconductor device. The assembly or package may include any type of semiconductor device, including a processor, a memory device, and emitter, or an optically sensitive device.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100325&amp;DB=EPODOC&amp;CC=US&amp;NR=2010072603A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100325&amp;DB=EPODOC&amp;CC=US&amp;NR=2010072603A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BOON SUAN JEUNG</creatorcontrib><creatorcontrib>ENG MEOW KOON</creatorcontrib><creatorcontrib>CHIA YONG POO</creatorcontrib><creatorcontrib>LOW SIU WAF</creatorcontrib><title>SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES WITH EDGE CONTACTS AND SACRIFICIAL SUBSTRATES AND OTHER INTERMEDIATE STRUCTURES USED OR FORMED IN FABRICATING THE ASSEMBLIES OR PACKAGES</title><description>A sacrificial substrate for fabricating semiconductor device assemblies and packages with edge contacts includes conductive elements on a surface thereof, which are located so as to align along a street between each adjacent pair of semiconductor devices on the device substrate. A semiconductor device assembly or package includes a semiconductor device, a redistribution layer over an active surface of the semiconductor device, and dielectric material coating at least portions of an outer periphery of the semiconductor device. Peripheral sections of contacts are located on the peripheral edge and electrically isolated therefrom by the dielectric coating. The contacts may also include upper sections that extend partially over the active surface of the semiconductor device. The assembly or package may include any type of semiconductor device, including a processor, a memory device, and emitter, or an optically sensitive device.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjrEKAkEMRK-xEPUfAtbCqaB1Lpu7C-qd7Ga1FJG1EhX01_w_IypYWoWZeUOmmz0Cr4TaxkXS1oPjjRADBrOLpXAAbByskRZYmdiK1sCuYrCKIuk7D0heSiHBJYRYBPWon2qrNXuQRtmv2In5YLE9i96IGNgQD2X7Sg2DEgsvhCpNBVb9XWLcd0g_6xz3p1safG4vG5asVI_S9bJLt-v-kM7pvothko_zfD6Z5VMcT_-jnn1VS20</recordid><startdate>20100325</startdate><enddate>20100325</enddate><creator>BOON SUAN JEUNG</creator><creator>ENG MEOW KOON</creator><creator>CHIA YONG POO</creator><creator>LOW SIU WAF</creator><scope>EVB</scope></search><sort><creationdate>20100325</creationdate><title>SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES WITH EDGE CONTACTS AND SACRIFICIAL SUBSTRATES AND OTHER INTERMEDIATE STRUCTURES USED OR FORMED IN FABRICATING THE ASSEMBLIES OR PACKAGES</title><author>BOON SUAN JEUNG ; ENG MEOW KOON ; CHIA YONG POO ; LOW SIU WAF</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2010072603A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>BOON SUAN JEUNG</creatorcontrib><creatorcontrib>ENG MEOW KOON</creatorcontrib><creatorcontrib>CHIA YONG POO</creatorcontrib><creatorcontrib>LOW SIU WAF</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BOON SUAN JEUNG</au><au>ENG MEOW KOON</au><au>CHIA YONG POO</au><au>LOW SIU WAF</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES WITH EDGE CONTACTS AND SACRIFICIAL SUBSTRATES AND OTHER INTERMEDIATE STRUCTURES USED OR FORMED IN FABRICATING THE ASSEMBLIES OR PACKAGES</title><date>2010-03-25</date><risdate>2010</risdate><abstract>A sacrificial substrate for fabricating semiconductor device assemblies and packages with edge contacts includes conductive elements on a surface thereof, which are located so as to align along a street between each adjacent pair of semiconductor devices on the device substrate. A semiconductor device assembly or package includes a semiconductor device, a redistribution layer over an active surface of the semiconductor device, and dielectric material coating at least portions of an outer periphery of the semiconductor device. Peripheral sections of contacts are located on the peripheral edge and electrically isolated therefrom by the dielectric coating. The contacts may also include upper sections that extend partially over the active surface of the semiconductor device. The assembly or package may include any type of semiconductor device, including a processor, a memory device, and emitter, or an optically sensitive device.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2010072603A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES WITH EDGE CONTACTS AND SACRIFICIAL SUBSTRATES AND OTHER INTERMEDIATE STRUCTURES USED OR FORMED IN FABRICATING THE ASSEMBLIES OR PACKAGES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T09%3A47%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BOON%20SUAN%20JEUNG&rft.date=2010-03-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2010072603A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true