METHOD AND SYSTEM FOR MEMORY ADDRESS TRANSLATION AND PINNING

METHOD AND SYSTEM FOR MEMORY ADDRESS TRANSLATION AND PINNING

A method and system for memory address translation and pinning are provided. The method includes attaching a memory address space identifier to a direct memory access (DMA) request, the DMA request is sent by a consumer and using a virtual address in a given address space. The method further include...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KRIEGER ORRAN YAAKOV, XENIDIS JAMES, MACHULSKY ZORIK, GUTHRIDGE SCOTT, SATRAN JULIAN, SHALEV LEAH, SHIMONY ILAN, BEN-YEHUDA SHMUEL
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KRIEGER ORRAN YAAKOV
XENIDIS JAMES
MACHULSKY ZORIK
GUTHRIDGE SCOTT
SATRAN JULIAN
SHALEV LEAH
SHIMONY ILAN
BEN-YEHUDA SHMUEL
description A method and system for memory address translation and pinning are provided. The method includes attaching a memory address space identifier to a direct memory access (DMA) request, the DMA request is sent by a consumer and using a virtual address in a given address space. The method further includes looking up for the memory address space identifier to find a translation of the virtual address in the given address space used in the DMA request to a physical page frame. Provided that the physical page frame is found, pinning the physical page frame as long as the DMA request is in progress to prevent an unmapping operation of said virtual address in said given address space, and completing the DMA request, wherein the steps of attaching, looking up and pinning are centrally controlled by a host gateway.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2010049883A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2010049883A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2010049883A13</originalsourceid><addsrcrecordid>eNrjZLDxdQ3x8HdRcPRzUQiODA5x9VVw8w9S8HX19Q-KVHB0cQlyDQ5WCAly9Av2cQzx9PcDqwzw9PPz9HPnYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoYGBiaWFhbGjobGxKkCALATKpE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD AND SYSTEM FOR MEMORY ADDRESS TRANSLATION AND PINNING</title><source>esp@cenet</source><creator>KRIEGER ORRAN YAAKOV ; XENIDIS JAMES ; MACHULSKY ZORIK ; GUTHRIDGE SCOTT ; SATRAN JULIAN ; SHALEV LEAH ; SHIMONY ILAN ; BEN-YEHUDA SHMUEL</creator><creatorcontrib>KRIEGER ORRAN YAAKOV ; XENIDIS JAMES ; MACHULSKY ZORIK ; GUTHRIDGE SCOTT ; SATRAN JULIAN ; SHALEV LEAH ; SHIMONY ILAN ; BEN-YEHUDA SHMUEL</creatorcontrib><description>A method and system for memory address translation and pinning are provided. The method includes attaching a memory address space identifier to a direct memory access (DMA) request, the DMA request is sent by a consumer and using a virtual address in a given address space. The method further includes looking up for the memory address space identifier to find a translation of the virtual address in the given address space used in the DMA request to a physical page frame. Provided that the physical page frame is found, pinning the physical page frame as long as the DMA request is in progress to prevent an unmapping operation of said virtual address in said given address space, and completing the DMA request, wherein the steps of attaching, looking up and pinning are centrally controlled by a host gateway.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100225&amp;DB=EPODOC&amp;CC=US&amp;NR=2010049883A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100225&amp;DB=EPODOC&amp;CC=US&amp;NR=2010049883A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KRIEGER ORRAN YAAKOV</creatorcontrib><creatorcontrib>XENIDIS JAMES</creatorcontrib><creatorcontrib>MACHULSKY ZORIK</creatorcontrib><creatorcontrib>GUTHRIDGE SCOTT</creatorcontrib><creatorcontrib>SATRAN JULIAN</creatorcontrib><creatorcontrib>SHALEV LEAH</creatorcontrib><creatorcontrib>SHIMONY ILAN</creatorcontrib><creatorcontrib>BEN-YEHUDA SHMUEL</creatorcontrib><title>METHOD AND SYSTEM FOR MEMORY ADDRESS TRANSLATION AND PINNING</title><description>A method and system for memory address translation and pinning are provided. The method includes attaching a memory address space identifier to a direct memory access (DMA) request, the DMA request is sent by a consumer and using a virtual address in a given address space. The method further includes looking up for the memory address space identifier to find a translation of the virtual address in the given address space used in the DMA request to a physical page frame. Provided that the physical page frame is found, pinning the physical page frame as long as the DMA request is in progress to prevent an unmapping operation of said virtual address in said given address space, and completing the DMA request, wherein the steps of attaching, looking up and pinning are centrally controlled by a host gateway.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDxdQ3x8HdRcPRzUQiODA5x9VVw8w9S8HX19Q-KVHB0cQlyDQ5WCAly9Av2cQzx9PcDqwzw9PPz9HPnYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoYGBiaWFhbGjobGxKkCALATKpE</recordid><startdate>20100225</startdate><enddate>20100225</enddate><creator>KRIEGER ORRAN YAAKOV</creator><creator>XENIDIS JAMES</creator><creator>MACHULSKY ZORIK</creator><creator>GUTHRIDGE SCOTT</creator><creator>SATRAN JULIAN</creator><creator>SHALEV LEAH</creator><creator>SHIMONY ILAN</creator><creator>BEN-YEHUDA SHMUEL</creator><scope>EVB</scope></search><sort><creationdate>20100225</creationdate><title>METHOD AND SYSTEM FOR MEMORY ADDRESS TRANSLATION AND PINNING</title><author>KRIEGER ORRAN YAAKOV ; XENIDIS JAMES ; MACHULSKY ZORIK ; GUTHRIDGE SCOTT ; SATRAN JULIAN ; SHALEV LEAH ; SHIMONY ILAN ; BEN-YEHUDA SHMUEL</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2010049883A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KRIEGER ORRAN YAAKOV</creatorcontrib><creatorcontrib>XENIDIS JAMES</creatorcontrib><creatorcontrib>MACHULSKY ZORIK</creatorcontrib><creatorcontrib>GUTHRIDGE SCOTT</creatorcontrib><creatorcontrib>SATRAN JULIAN</creatorcontrib><creatorcontrib>SHALEV LEAH</creatorcontrib><creatorcontrib>SHIMONY ILAN</creatorcontrib><creatorcontrib>BEN-YEHUDA SHMUEL</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KRIEGER ORRAN YAAKOV</au><au>XENIDIS JAMES</au><au>MACHULSKY ZORIK</au><au>GUTHRIDGE SCOTT</au><au>SATRAN JULIAN</au><au>SHALEV LEAH</au><au>SHIMONY ILAN</au><au>BEN-YEHUDA SHMUEL</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD AND SYSTEM FOR MEMORY ADDRESS TRANSLATION AND PINNING</title><date>2010-02-25</date><risdate>2010</risdate><abstract>A method and system for memory address translation and pinning are provided. The method includes attaching a memory address space identifier to a direct memory access (DMA) request, the DMA request is sent by a consumer and using a virtual address in a given address space. The method further includes looking up for the memory address space identifier to find a translation of the virtual address in the given address space used in the DMA request to a physical page frame. Provided that the physical page frame is found, pinning the physical page frame as long as the DMA request is in progress to prevent an unmapping operation of said virtual address in said given address space, and completing the DMA request, wherein the steps of attaching, looking up and pinning are centrally controlled by a host gateway.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2010049883A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title METHOD AND SYSTEM FOR MEMORY ADDRESS TRANSLATION AND PINNING
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T02%3A34%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KRIEGER%20ORRAN%20YAAKOV&rft.date=2010-02-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2010049883A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true