Methods of Forming Integrated Circuit Devices Having Ion-Cured Electrically Insulating Layers Therein

Methods of forming integrated circuit devices include forming a trench in a surface of semiconductor substrate and filling the trench with an electrically insulating region having a seam therein. The trench may be filled by depositing a sufficiently thick electrically insulating layer on sidewalls a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM JUN-JUNG, CONTI RICHARD ANTHONY, LUN ZHAO, WILLE WILLIAM C, WIDODO JOHNNY, PARK JAE-EON, KIM JOOAN, ZUO BIAO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM JUN-JUNG
CONTI RICHARD ANTHONY
LUN ZHAO
WILLE WILLIAM C
WIDODO JOHNNY
PARK JAE-EON
KIM JOOAN
ZUO BIAO
description Methods of forming integrated circuit devices include forming a trench in a surface of semiconductor substrate and filling the trench with an electrically insulating region having a seam therein. The trench may be filled by depositing a sufficiently thick electrically insulating layer on sidewalls and a bottom of the trench. Curing ions are then implanted into the electrically insulating region at a sufficient energy and dose to reduce a degree of atomic order therein. The curing ions may be ones selected from a group consisting of nitrogen (N), phosphorus (P), boron (B), arsenic (As), carbon (C), argon (Ar), germanium (Ge), helium (He), neon (Ne) and xenon (Xe). These curing ions may be implanted at an energy of at least about 80 KeV and a dose of at least about 5x1014 ions/cm2. The electrically insulating region is then annealed at a sufficient temperature and for a sufficient duration to increase a degree of atomic order within the electrically insulating region.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2009098706A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2009098706A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2009098706A13</originalsourceid><addsrcrecordid>eNqNy7EKwjAURuEuDqK-Q8C5EBXUjlJbKuhknSWkf9tATMrNbaFvbxUfwOks35lHuIFbXwXha5F7ehnXiItjNKQYlUgN6d6wOGMwGkEUavgK7-K0pwlkFprJaGXtOI2ht4o_4qpGUBBlC4Jxy2hWKxuw-nURrfOsTIsYnX8idErDgZ-P-1bKRCbHg9yfNrv_1BvKOj-n</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods of Forming Integrated Circuit Devices Having Ion-Cured Electrically Insulating Layers Therein</title><source>esp@cenet</source><creator>KIM JUN-JUNG ; CONTI RICHARD ANTHONY ; LUN ZHAO ; WILLE WILLIAM C ; WIDODO JOHNNY ; PARK JAE-EON ; KIM JOOAN ; ZUO BIAO</creator><creatorcontrib>KIM JUN-JUNG ; CONTI RICHARD ANTHONY ; LUN ZHAO ; WILLE WILLIAM C ; WIDODO JOHNNY ; PARK JAE-EON ; KIM JOOAN ; ZUO BIAO</creatorcontrib><description>Methods of forming integrated circuit devices include forming a trench in a surface of semiconductor substrate and filling the trench with an electrically insulating region having a seam therein. The trench may be filled by depositing a sufficiently thick electrically insulating layer on sidewalls and a bottom of the trench. Curing ions are then implanted into the electrically insulating region at a sufficient energy and dose to reduce a degree of atomic order therein. The curing ions may be ones selected from a group consisting of nitrogen (N), phosphorus (P), boron (B), arsenic (As), carbon (C), argon (Ar), germanium (Ge), helium (He), neon (Ne) and xenon (Xe). These curing ions may be implanted at an energy of at least about 80 KeV and a dose of at least about 5x1014 ions/cm2. The electrically insulating region is then annealed at a sufficient temperature and for a sufficient duration to increase a degree of atomic order within the electrically insulating region.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090416&amp;DB=EPODOC&amp;CC=US&amp;NR=2009098706A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090416&amp;DB=EPODOC&amp;CC=US&amp;NR=2009098706A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM JUN-JUNG</creatorcontrib><creatorcontrib>CONTI RICHARD ANTHONY</creatorcontrib><creatorcontrib>LUN ZHAO</creatorcontrib><creatorcontrib>WILLE WILLIAM C</creatorcontrib><creatorcontrib>WIDODO JOHNNY</creatorcontrib><creatorcontrib>PARK JAE-EON</creatorcontrib><creatorcontrib>KIM JOOAN</creatorcontrib><creatorcontrib>ZUO BIAO</creatorcontrib><title>Methods of Forming Integrated Circuit Devices Having Ion-Cured Electrically Insulating Layers Therein</title><description>Methods of forming integrated circuit devices include forming a trench in a surface of semiconductor substrate and filling the trench with an electrically insulating region having a seam therein. The trench may be filled by depositing a sufficiently thick electrically insulating layer on sidewalls and a bottom of the trench. Curing ions are then implanted into the electrically insulating region at a sufficient energy and dose to reduce a degree of atomic order therein. The curing ions may be ones selected from a group consisting of nitrogen (N), phosphorus (P), boron (B), arsenic (As), carbon (C), argon (Ar), germanium (Ge), helium (He), neon (Ne) and xenon (Xe). These curing ions may be implanted at an energy of at least about 80 KeV and a dose of at least about 5x1014 ions/cm2. The electrically insulating region is then annealed at a sufficient temperature and for a sufficient duration to increase a degree of atomic order within the electrically insulating region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy7EKwjAURuEuDqK-Q8C5EBXUjlJbKuhknSWkf9tATMrNbaFvbxUfwOks35lHuIFbXwXha5F7ehnXiItjNKQYlUgN6d6wOGMwGkEUavgK7-K0pwlkFprJaGXtOI2ht4o_4qpGUBBlC4Jxy2hWKxuw-nURrfOsTIsYnX8idErDgZ-P-1bKRCbHg9yfNrv_1BvKOj-n</recordid><startdate>20090416</startdate><enddate>20090416</enddate><creator>KIM JUN-JUNG</creator><creator>CONTI RICHARD ANTHONY</creator><creator>LUN ZHAO</creator><creator>WILLE WILLIAM C</creator><creator>WIDODO JOHNNY</creator><creator>PARK JAE-EON</creator><creator>KIM JOOAN</creator><creator>ZUO BIAO</creator><scope>EVB</scope></search><sort><creationdate>20090416</creationdate><title>Methods of Forming Integrated Circuit Devices Having Ion-Cured Electrically Insulating Layers Therein</title><author>KIM JUN-JUNG ; CONTI RICHARD ANTHONY ; LUN ZHAO ; WILLE WILLIAM C ; WIDODO JOHNNY ; PARK JAE-EON ; KIM JOOAN ; ZUO BIAO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2009098706A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM JUN-JUNG</creatorcontrib><creatorcontrib>CONTI RICHARD ANTHONY</creatorcontrib><creatorcontrib>LUN ZHAO</creatorcontrib><creatorcontrib>WILLE WILLIAM C</creatorcontrib><creatorcontrib>WIDODO JOHNNY</creatorcontrib><creatorcontrib>PARK JAE-EON</creatorcontrib><creatorcontrib>KIM JOOAN</creatorcontrib><creatorcontrib>ZUO BIAO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM JUN-JUNG</au><au>CONTI RICHARD ANTHONY</au><au>LUN ZHAO</au><au>WILLE WILLIAM C</au><au>WIDODO JOHNNY</au><au>PARK JAE-EON</au><au>KIM JOOAN</au><au>ZUO BIAO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods of Forming Integrated Circuit Devices Having Ion-Cured Electrically Insulating Layers Therein</title><date>2009-04-16</date><risdate>2009</risdate><abstract>Methods of forming integrated circuit devices include forming a trench in a surface of semiconductor substrate and filling the trench with an electrically insulating region having a seam therein. The trench may be filled by depositing a sufficiently thick electrically insulating layer on sidewalls and a bottom of the trench. Curing ions are then implanted into the electrically insulating region at a sufficient energy and dose to reduce a degree of atomic order therein. The curing ions may be ones selected from a group consisting of nitrogen (N), phosphorus (P), boron (B), arsenic (As), carbon (C), argon (Ar), germanium (Ge), helium (He), neon (Ne) and xenon (Xe). These curing ions may be implanted at an energy of at least about 80 KeV and a dose of at least about 5x1014 ions/cm2. The electrically insulating region is then annealed at a sufficient temperature and for a sufficient duration to increase a degree of atomic order within the electrically insulating region.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2009098706A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Methods of Forming Integrated Circuit Devices Having Ion-Cured Electrically Insulating Layers Therein
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-16T13%3A01%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM%20JUN-JUNG&rft.date=2009-04-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2009098706A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true