Method for Producing Planar Insulating Layers With Breakthroughs at the Correct Position by Means of Laser Cutting and Devices Produced Accordingly

In one embodiment of the present invention, a method is disclosed for contacting at least one electric contact surface on a surface of a substrate and/or a surface of a semiconductor chip arranged on a substrate. According to one embodiment of the invention, a film of electrically insulating plastic...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAUNDORF JORG, WEIDNER KARL, WULKESCH HANS, BITTMANN LADISLAUS
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NAUNDORF JORG
WEIDNER KARL
WULKESCH HANS
BITTMANN LADISLAUS
description In one embodiment of the present invention, a method is disclosed for contacting at least one electric contact surface on a surface of a substrate and/or a surface of a semiconductor chip arranged on a substrate. According to one embodiment of the invention, a film of electrically insulating plastic material is laminated onto the surfaces. A large-area contacting of the contact surfaces, which are freely accessible via the openings in the film, with a layer of electrically conductive material is then carried out. It is the aim of a planar electric contacting method to produce openings in an insulation during a short period of processing time. In particular, openings are to be positioned at a precise position to the contact surfaces. To achieve this, openings are produced in the film of electrically insulating plastic material in the region of the contact surface to be contacted by means of laser cutting and prior to laminating. This method is suitable for all planar contacting processes. Substrates or semiconductor chips which are contacted accordingly may be produced. The semiconductor chips used can be, in particular, power semiconductor chips.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2009021923A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2009021923A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2009021923A13</originalsourceid><addsrcrecordid>eNqNjc1qw0AMhH3JITR9B0HOAf-ccnSdlBZqMLQhR6PuytmlZhUkueDn6AvXLXmAnAZmvplZZz8tWWAPAwt0wn5yMV2gGzGhwGvSaUT7c95wJlE4RwvwJIRfFoSnS1BAAwsEDYuQM-hYo0VO8DlDS5gUeFjaSgLNZP9bmDwc6Ds60tsneaidY_FLPM6bbDXgqPR404ds-3z8aF52dOWe9IqOEll_ei_zfJ-Xxb6s6qK6j_oFRRpQaw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for Producing Planar Insulating Layers With Breakthroughs at the Correct Position by Means of Laser Cutting and Devices Produced Accordingly</title><source>esp@cenet</source><creator>NAUNDORF JORG ; WEIDNER KARL ; WULKESCH HANS ; BITTMANN LADISLAUS</creator><creatorcontrib>NAUNDORF JORG ; WEIDNER KARL ; WULKESCH HANS ; BITTMANN LADISLAUS</creatorcontrib><description>In one embodiment of the present invention, a method is disclosed for contacting at least one electric contact surface on a surface of a substrate and/or a surface of a semiconductor chip arranged on a substrate. According to one embodiment of the invention, a film of electrically insulating plastic material is laminated onto the surfaces. A large-area contacting of the contact surfaces, which are freely accessible via the openings in the film, with a layer of electrically conductive material is then carried out. It is the aim of a planar electric contacting method to produce openings in an insulation during a short period of processing time. In particular, openings are to be positioned at a precise position to the contact surfaces. To achieve this, openings are produced in the film of electrically insulating plastic material in the region of the contact surface to be contacted by means of laser cutting and prior to laminating. This method is suitable for all planar contacting processes. Substrates or semiconductor chips which are contacted accordingly may be produced. The semiconductor chips used can be, in particular, power semiconductor chips.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC ; GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS ; LAYERED PRODUCTS ; LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PERFORMING OPERATIONS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES ; TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION ; TECHNICAL SUBJECTS COVERED BY FORMER USPC ; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS ; TRANSPORTING</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090122&amp;DB=EPODOC&amp;CC=US&amp;NR=2009021923A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090122&amp;DB=EPODOC&amp;CC=US&amp;NR=2009021923A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAUNDORF JORG</creatorcontrib><creatorcontrib>WEIDNER KARL</creatorcontrib><creatorcontrib>WULKESCH HANS</creatorcontrib><creatorcontrib>BITTMANN LADISLAUS</creatorcontrib><title>Method for Producing Planar Insulating Layers With Breakthroughs at the Correct Position by Means of Laser Cutting and Devices Produced Accordingly</title><description>In one embodiment of the present invention, a method is disclosed for contacting at least one electric contact surface on a surface of a substrate and/or a surface of a semiconductor chip arranged on a substrate. According to one embodiment of the invention, a film of electrically insulating plastic material is laminated onto the surfaces. A large-area contacting of the contact surfaces, which are freely accessible via the openings in the film, with a layer of electrically conductive material is then carried out. It is the aim of a planar electric contacting method to produce openings in an insulation during a short period of processing time. In particular, openings are to be positioned at a precise position to the contact surfaces. To achieve this, openings are produced in the film of electrically insulating plastic material in the region of the contact surface to be contacted by means of laser cutting and prior to laminating. This method is suitable for all planar contacting processes. Substrates or semiconductor chips which are contacted accordingly may be produced. The semiconductor chips used can be, in particular, power semiconductor chips.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</subject><subject>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</subject><subject>LAYERED PRODUCTS</subject><subject>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PERFORMING OPERATIONS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER USPC</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjc1qw0AMhH3JITR9B0HOAf-ccnSdlBZqMLQhR6PuytmlZhUkueDn6AvXLXmAnAZmvplZZz8tWWAPAwt0wn5yMV2gGzGhwGvSaUT7c95wJlE4RwvwJIRfFoSnS1BAAwsEDYuQM-hYo0VO8DlDS5gUeFjaSgLNZP9bmDwc6Ds60tsneaidY_FLPM6bbDXgqPR404ds-3z8aF52dOWe9IqOEll_ei_zfJ-Xxb6s6qK6j_oFRRpQaw</recordid><startdate>20090122</startdate><enddate>20090122</enddate><creator>NAUNDORF JORG</creator><creator>WEIDNER KARL</creator><creator>WULKESCH HANS</creator><creator>BITTMANN LADISLAUS</creator><scope>EVB</scope></search><sort><creationdate>20090122</creationdate><title>Method for Producing Planar Insulating Layers With Breakthroughs at the Correct Position by Means of Laser Cutting and Devices Produced Accordingly</title><author>NAUNDORF JORG ; WEIDNER KARL ; WULKESCH HANS ; BITTMANN LADISLAUS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2009021923A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</topic><topic>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</topic><topic>LAYERED PRODUCTS</topic><topic>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PERFORMING OPERATIONS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER USPC</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>NAUNDORF JORG</creatorcontrib><creatorcontrib>WEIDNER KARL</creatorcontrib><creatorcontrib>WULKESCH HANS</creatorcontrib><creatorcontrib>BITTMANN LADISLAUS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAUNDORF JORG</au><au>WEIDNER KARL</au><au>WULKESCH HANS</au><au>BITTMANN LADISLAUS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for Producing Planar Insulating Layers With Breakthroughs at the Correct Position by Means of Laser Cutting and Devices Produced Accordingly</title><date>2009-01-22</date><risdate>2009</risdate><abstract>In one embodiment of the present invention, a method is disclosed for contacting at least one electric contact surface on a surface of a substrate and/or a surface of a semiconductor chip arranged on a substrate. According to one embodiment of the invention, a film of electrically insulating plastic material is laminated onto the surfaces. A large-area contacting of the contact surfaces, which are freely accessible via the openings in the film, with a layer of electrically conductive material is then carried out. It is the aim of a planar electric contacting method to produce openings in an insulation during a short period of processing time. In particular, openings are to be positioned at a precise position to the contact surfaces. To achieve this, openings are produced in the film of electrically insulating plastic material in the region of the contact surface to be contacted by means of laser cutting and prior to laminating. This method is suitable for all planar contacting processes. Substrates or semiconductor chips which are contacted accordingly may be produced. The semiconductor chips used can be, in particular, power semiconductor chips.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2009021923A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS
LAYERED PRODUCTS
LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PERFORMING OPERATIONS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
TECHNICAL SUBJECTS COVERED BY FORMER USPC
TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
TRANSPORTING
title Method for Producing Planar Insulating Layers With Breakthroughs at the Correct Position by Means of Laser Cutting and Devices Produced Accordingly
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T18%3A46%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAUNDORF%20JORG&rft.date=2009-01-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2009021923A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true