Methods For Forming Contacts For Dual Stress Liner CMOS Semiconductor Devices
Semiconductor fabrication methods to forma of via contacts in DSL (dual stress liner) semiconductor devices are provided, in which improved etching process flows are implemented to enable etching of via contact openings through overlapped and non-overlapped regions of the dual stress liner structure...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KU JA HUM PARK WANJAE STANDAERT THEODORUS E CHANG CHONG KWANG LEE KYOUNG WOO |
| description | Semiconductor fabrication methods to forma of via contacts in DSL (dual stress liner) semiconductor devices are provided, in which improved etching process flows are implemented to enable etching of via contact openings through overlapped and non-overlapped regions of the dual stress liner structure to expose underlying salicided contacts and other device contacts, while mitigating or eliminating defect mechanisms such as over etching of contact regions underlying non-overlapped regions of the DSL. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2009017630A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2009017630A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2009017630A13</originalsourceid><addsrcrecordid>eNrjZPD1TS3JyE8pVnDLLwLh3My8dAXn_LySxOQSiKBLaWKOQnBJUWpxsYJPZl5qkYKzr3-wQnBqbmZyfl5KaXIJSFFqWWZyajEPA2taYk5xKi-U5mZQdnMNcfbQTS3Ij08tLkhMTs1LLYkPDTYyMLA0MDQ3MzZwNDQmThUAEiA16w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods For Forming Contacts For Dual Stress Liner CMOS Semiconductor Devices</title><source>esp@cenet</source><creator>KU JA HUM ; PARK WANJAE ; STANDAERT THEODORUS E ; CHANG CHONG KWANG ; LEE KYOUNG WOO</creator><creatorcontrib>KU JA HUM ; PARK WANJAE ; STANDAERT THEODORUS E ; CHANG CHONG KWANG ; LEE KYOUNG WOO</creatorcontrib><description>Semiconductor fabrication methods to forma of via contacts in DSL (dual stress liner) semiconductor devices are provided, in which improved etching process flows are implemented to enable etching of via contact openings through overlapped and non-overlapped regions of the dual stress liner structure to expose underlying salicided contacts and other device contacts, while mitigating or eliminating defect mechanisms such as over etching of contact regions underlying non-overlapped regions of the DSL.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090115&DB=EPODOC&CC=US&NR=2009017630A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090115&DB=EPODOC&CC=US&NR=2009017630A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KU JA HUM</creatorcontrib><creatorcontrib>PARK WANJAE</creatorcontrib><creatorcontrib>STANDAERT THEODORUS E</creatorcontrib><creatorcontrib>CHANG CHONG KWANG</creatorcontrib><creatorcontrib>LEE KYOUNG WOO</creatorcontrib><title>Methods For Forming Contacts For Dual Stress Liner CMOS Semiconductor Devices</title><description>Semiconductor fabrication methods to forma of via contacts in DSL (dual stress liner) semiconductor devices are provided, in which improved etching process flows are implemented to enable etching of via contact openings through overlapped and non-overlapped regions of the dual stress liner structure to expose underlying salicided contacts and other device contacts, while mitigating or eliminating defect mechanisms such as over etching of contact regions underlying non-overlapped regions of the DSL.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD1TS3JyE8pVnDLLwLh3My8dAXn_LySxOQSiKBLaWKOQnBJUWpxsYJPZl5qkYKzr3-wQnBqbmZyfl5KaXIJSFFqWWZyajEPA2taYk5xKi-U5mZQdnMNcfbQTS3Ij08tLkhMTs1LLYkPDTYyMLA0MDQ3MzZwNDQmThUAEiA16w</recordid><startdate>20090115</startdate><enddate>20090115</enddate><creator>KU JA HUM</creator><creator>PARK WANJAE</creator><creator>STANDAERT THEODORUS E</creator><creator>CHANG CHONG KWANG</creator><creator>LEE KYOUNG WOO</creator><scope>EVB</scope></search><sort><creationdate>20090115</creationdate><title>Methods For Forming Contacts For Dual Stress Liner CMOS Semiconductor Devices</title><author>KU JA HUM ; PARK WANJAE ; STANDAERT THEODORUS E ; CHANG CHONG KWANG ; LEE KYOUNG WOO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2009017630A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KU JA HUM</creatorcontrib><creatorcontrib>PARK WANJAE</creatorcontrib><creatorcontrib>STANDAERT THEODORUS E</creatorcontrib><creatorcontrib>CHANG CHONG KWANG</creatorcontrib><creatorcontrib>LEE KYOUNG WOO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KU JA HUM</au><au>PARK WANJAE</au><au>STANDAERT THEODORUS E</au><au>CHANG CHONG KWANG</au><au>LEE KYOUNG WOO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods For Forming Contacts For Dual Stress Liner CMOS Semiconductor Devices</title><date>2009-01-15</date><risdate>2009</risdate><abstract>Semiconductor fabrication methods to forma of via contacts in DSL (dual stress liner) semiconductor devices are provided, in which improved etching process flows are implemented to enable etching of via contact openings through overlapped and non-overlapped regions of the dual stress liner structure to expose underlying salicided contacts and other device contacts, while mitigating or eliminating defect mechanisms such as over etching of contact regions underlying non-overlapped regions of the DSL.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2009017630A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Methods For Forming Contacts For Dual Stress Liner CMOS Semiconductor Devices |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T06%3A58%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KU%20JA%20HUM&rft.date=2009-01-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2009017630A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |