FRONT SIDE BUS PERFORMANCE USING AN EARLY DEFER-REPLY MECHANISM

Embodiments of the invention are generally directed to systems, methods, and apparatuses for improving the performance of a front side bus using an early defer-reply mechanism. In some embodiments, an integrated circuit receives a memory read request and accesses memory to obtain read data responsiv...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	CHINTHAMANI SUNDARAM, RADHAKRISHNAN SIVAKUMAR
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	CHINTHAMANI SUNDARAM RADHAKRISHNAN SIVAKUMAR
description	Embodiments of the invention are generally directed to systems, methods, and apparatuses for improving the performance of a front side bus using an early defer-reply mechanism. In some embodiments, an integrated circuit receives a memory read request and accesses memory to obtain read data responsive to receiving the memory read request. The integrated circuit may initiate a defer-reply transaction corresponding to the memory read request N front side bus (FSB) clocks prior to receiving the read data from the memory.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2008320192A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2008320192A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2008320192A13</originalsourceid><addsrcrecordid>eNrjZLB3C_L3C1EI9nRxVXAKDVYIcA1y8w_ydfRzdlUIDfb0c1dw9FNwdQzyiVRwcXVzDdINcg0Asn1dnT0c_TyDfXkYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBgYWxkYGhpZGjoTFxqgAWlisg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FRONT SIDE BUS PERFORMANCE USING AN EARLY DEFER-REPLY MECHANISM</title><source>esp@cenet</source><creator>CHINTHAMANI SUNDARAM ; RADHAKRISHNAN SIVAKUMAR</creator><creatorcontrib>CHINTHAMANI SUNDARAM ; RADHAKRISHNAN SIVAKUMAR</creatorcontrib><description>Embodiments of the invention are generally directed to systems, methods, and apparatuses for improving the performance of a front side bus using an early defer-reply mechanism. In some embodiments, an integrated circuit receives a memory read request and accesses memory to obtain read data responsive to receiving the memory read request. The integrated circuit may initiate a defer-reply transaction corresponding to the memory read request N front side bus (FSB) clocks prior to receiving the read data from the memory.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20081225&DB=EPODOC&CC=US&NR=2008320192A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20081225&DB=EPODOC&CC=US&NR=2008320192A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHINTHAMANI SUNDARAM</creatorcontrib><creatorcontrib>RADHAKRISHNAN SIVAKUMAR</creatorcontrib><title>FRONT SIDE BUS PERFORMANCE USING AN EARLY DEFER-REPLY MECHANISM</title><description>Embodiments of the invention are generally directed to systems, methods, and apparatuses for improving the performance of a front side bus using an early defer-reply mechanism. In some embodiments, an integrated circuit receives a memory read request and accesses memory to obtain read data responsive to receiving the memory read request. The integrated circuit may initiate a defer-reply transaction corresponding to the memory read request N front side bus (FSB) clocks prior to receiving the read data from the memory.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB3C_L3C1EI9nRxVXAKDVYIcA1y8w_ydfRzdlUIDfb0c1dw9FNwdQzyiVRwcXVzDdINcg0Asn1dnT0c_TyDfXkYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBgYWxkYGhpZGjoTFxqgAWlisg</recordid><startdate>20081225</startdate><enddate>20081225</enddate><creator>CHINTHAMANI SUNDARAM</creator><creator>RADHAKRISHNAN SIVAKUMAR</creator><scope>EVB</scope></search><sort><creationdate>20081225</creationdate><title>FRONT SIDE BUS PERFORMANCE USING AN EARLY DEFER-REPLY MECHANISM</title><author>CHINTHAMANI SUNDARAM ; RADHAKRISHNAN SIVAKUMAR</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2008320192A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CHINTHAMANI SUNDARAM</creatorcontrib><creatorcontrib>RADHAKRISHNAN SIVAKUMAR</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHINTHAMANI SUNDARAM</au><au>RADHAKRISHNAN SIVAKUMAR</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FRONT SIDE BUS PERFORMANCE USING AN EARLY DEFER-REPLY MECHANISM</title><date>2008-12-25</date><risdate>2008</risdate><abstract>Embodiments of the invention are generally directed to systems, methods, and apparatuses for improving the performance of a front side bus using an early defer-reply mechanism. In some embodiments, an integrated circuit receives a memory read request and accesses memory to obtain read data responsive to receiving the memory read request. The integrated circuit may initiate a defer-reply transaction corresponding to the memory read request N front side bus (FSB) clocks prior to receiving the read data from the memory.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2008320192A1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	FRONT SIDE BUS PERFORMANCE USING AN EARLY DEFER-REPLY MECHANISM
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T00%3A18%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHINTHAMANI%20SUNDARAM&rft.date=2008-12-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2008320192A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true