Promoting a Line from Shared to Exclusive in a Cache
Embodiments include a cache controller adapted to determine whether a memory line for which the processor is to issue an address-only kill request resides in a fill buffer for the cache line in a shared state. If so, the cache controller may mark the fill buffer as not having completed bus transacti...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | STEINMETZ PAUL MICHAEL DIEFFENDERFER JAMES NORRIS SPEIER THOMAS PHILIP KARANDIKAR PRAVEEN G MITCHELL MICHAEL BRYAN |
| description | Embodiments include a cache controller adapted to determine whether a memory line for which the processor is to issue an address-only kill request resides in a fill buffer for the cache line in a shared state. If so, the cache controller may mark the fill buffer as not having completed bus transactions and issue the address-only kill request for that fill buffer. The address-only kill request may transmit to other processors on the bus and the other processors may respond by invalidating the cache entries for the memory line. Upon confirmation from the other processors, a bus arbiter may confirm the kill request, promoting the memory line already in that fill buffer to exclusive state. Once promoted, the fill buffer may be marked as having completed the bus transactions and may be written into the cache. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2008313410A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2008313410A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2008313410A13</originalsourceid><addsrcrecordid>eNrjZDAJKMrPzS_JzEtXSFTwycxLVUgDCigEZyQWpaYolOQruFYk55QWZ5alKmTmAZU4JyZnpPIwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDAwtjQ2MTQwNHQ2PiVAEAX2IsdQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Promoting a Line from Shared to Exclusive in a Cache</title><source>esp@cenet</source><creator>STEINMETZ PAUL MICHAEL ; DIEFFENDERFER JAMES NORRIS ; SPEIER THOMAS PHILIP ; KARANDIKAR PRAVEEN G ; MITCHELL MICHAEL BRYAN</creator><creatorcontrib>STEINMETZ PAUL MICHAEL ; DIEFFENDERFER JAMES NORRIS ; SPEIER THOMAS PHILIP ; KARANDIKAR PRAVEEN G ; MITCHELL MICHAEL BRYAN</creatorcontrib><description>Embodiments include a cache controller adapted to determine whether a memory line for which the processor is to issue an address-only kill request resides in a fill buffer for the cache line in a shared state. If so, the cache controller may mark the fill buffer as not having completed bus transactions and issue the address-only kill request for that fill buffer. The address-only kill request may transmit to other processors on the bus and the other processors may respond by invalidating the cache entries for the memory line. Upon confirmation from the other processors, a bus arbiter may confirm the kill request, promoting the memory line already in that fill buffer to exclusive state. Once promoted, the fill buffer may be marked as having completed the bus transactions and may be written into the cache.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20081218&DB=EPODOC&CC=US&NR=2008313410A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20081218&DB=EPODOC&CC=US&NR=2008313410A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>STEINMETZ PAUL MICHAEL</creatorcontrib><creatorcontrib>DIEFFENDERFER JAMES NORRIS</creatorcontrib><creatorcontrib>SPEIER THOMAS PHILIP</creatorcontrib><creatorcontrib>KARANDIKAR PRAVEEN G</creatorcontrib><creatorcontrib>MITCHELL MICHAEL BRYAN</creatorcontrib><title>Promoting a Line from Shared to Exclusive in a Cache</title><description>Embodiments include a cache controller adapted to determine whether a memory line for which the processor is to issue an address-only kill request resides in a fill buffer for the cache line in a shared state. If so, the cache controller may mark the fill buffer as not having completed bus transactions and issue the address-only kill request for that fill buffer. The address-only kill request may transmit to other processors on the bus and the other processors may respond by invalidating the cache entries for the memory line. Upon confirmation from the other processors, a bus arbiter may confirm the kill request, promoting the memory line already in that fill buffer to exclusive state. Once promoted, the fill buffer may be marked as having completed the bus transactions and may be written into the cache.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAJKMrPzS_JzEtXSFTwycxLVUgDCigEZyQWpaYolOQruFYk55QWZ5alKmTmAZU4JyZnpPIwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDAwtjQ2MTQwNHQ2PiVAEAX2IsdQ</recordid><startdate>20081218</startdate><enddate>20081218</enddate><creator>STEINMETZ PAUL MICHAEL</creator><creator>DIEFFENDERFER JAMES NORRIS</creator><creator>SPEIER THOMAS PHILIP</creator><creator>KARANDIKAR PRAVEEN G</creator><creator>MITCHELL MICHAEL BRYAN</creator><scope>EVB</scope></search><sort><creationdate>20081218</creationdate><title>Promoting a Line from Shared to Exclusive in a Cache</title><author>STEINMETZ PAUL MICHAEL ; DIEFFENDERFER JAMES NORRIS ; SPEIER THOMAS PHILIP ; KARANDIKAR PRAVEEN G ; MITCHELL MICHAEL BRYAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2008313410A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>STEINMETZ PAUL MICHAEL</creatorcontrib><creatorcontrib>DIEFFENDERFER JAMES NORRIS</creatorcontrib><creatorcontrib>SPEIER THOMAS PHILIP</creatorcontrib><creatorcontrib>KARANDIKAR PRAVEEN G</creatorcontrib><creatorcontrib>MITCHELL MICHAEL BRYAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>STEINMETZ PAUL MICHAEL</au><au>DIEFFENDERFER JAMES NORRIS</au><au>SPEIER THOMAS PHILIP</au><au>KARANDIKAR PRAVEEN G</au><au>MITCHELL MICHAEL BRYAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Promoting a Line from Shared to Exclusive in a Cache</title><date>2008-12-18</date><risdate>2008</risdate><abstract>Embodiments include a cache controller adapted to determine whether a memory line for which the processor is to issue an address-only kill request resides in a fill buffer for the cache line in a shared state. If so, the cache controller may mark the fill buffer as not having completed bus transactions and issue the address-only kill request for that fill buffer. The address-only kill request may transmit to other processors on the bus and the other processors may respond by invalidating the cache entries for the memory line. Upon confirmation from the other processors, a bus arbiter may confirm the kill request, promoting the memory line already in that fill buffer to exclusive state. Once promoted, the fill buffer may be marked as having completed the bus transactions and may be written into the cache.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2008313410A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Promoting a Line from Shared to Exclusive in a Cache |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T05%3A32%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=STEINMETZ%20PAUL%20MICHAEL&rft.date=2008-12-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2008313410A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |