Semiconductor device with heat sink plate
A semiconductor chip is mounted on an upper surface of the heat sink plate that is provided with a plurality of heat releasing terminals on a lower surface of the heat releasing. A plurality of electric signal terminals are regularly disposed in a lattice-like manner around the heat sink plate. Lowe...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | MINAMIO MASANORI HORIKI HIROSHI NAGATA HARUTO |
| description | A semiconductor chip is mounted on an upper surface of the heat sink plate that is provided with a plurality of heat releasing terminals on a lower surface of the heat releasing. A plurality of electric signal terminals are regularly disposed in a lattice-like manner around the heat sink plate. Lower end surfaces of the electric signal terminals and the heat releasing terminals are exposed from and sealed with a sealing resin. The heat sink plate is formed as an integrated body including a protruding portion that protrudes from a central portion of an upper surface and supports the semiconductor chip, a plurality of supporting portions that are positioned around a rear surface of the protruding portion so as to support the protruding portion and that are exposed at a rear surface of the sealing resin, the plurality of heat releasing terminals, and a thin-walled portion that is recessed from lower end surfaces of the supporting portions and the heat releasing terminals. Lower surfaces of the protruding portion and the thin-walled portion are covered with the sealing resin. The plurality of supporting portions are disposed so that they are continuous with the protruding portion and symmetrical to each other around the protruding portion. A degree of freedom is improved in board wiring below the heat sink plate in a land grid array type package. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2008308927A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2008308927A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2008308927A13</originalsourceid><addsrcrecordid>eNrjZNAMTs3NTM7PSylNLskvUkhJLctMTlUozyzJUMhITSxRKM7My1YoyEksSeVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGBhbGBhaWRuaOhsbEqQIAqwIpqg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device with heat sink plate</title><source>esp@cenet</source><creator>MINAMIO MASANORI ; HORIKI HIROSHI ; NAGATA HARUTO</creator><creatorcontrib>MINAMIO MASANORI ; HORIKI HIROSHI ; NAGATA HARUTO</creatorcontrib><description>A semiconductor chip is mounted on an upper surface of the heat sink plate that is provided with a plurality of heat releasing terminals on a lower surface of the heat releasing. A plurality of electric signal terminals are regularly disposed in a lattice-like manner around the heat sink plate. Lower end surfaces of the electric signal terminals and the heat releasing terminals are exposed from and sealed with a sealing resin. The heat sink plate is formed as an integrated body including a protruding portion that protrudes from a central portion of an upper surface and supports the semiconductor chip, a plurality of supporting portions that are positioned around a rear surface of the protruding portion so as to support the protruding portion and that are exposed at a rear surface of the sealing resin, the plurality of heat releasing terminals, and a thin-walled portion that is recessed from lower end surfaces of the supporting portions and the heat releasing terminals. Lower surfaces of the protruding portion and the thin-walled portion are covered with the sealing resin. The plurality of supporting portions are disposed so that they are continuous with the protruding portion and symmetrical to each other around the protruding portion. A degree of freedom is improved in board wiring below the heat sink plate in a land grid array type package.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20081218&DB=EPODOC&CC=US&NR=2008308927A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20081218&DB=EPODOC&CC=US&NR=2008308927A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MINAMIO MASANORI</creatorcontrib><creatorcontrib>HORIKI HIROSHI</creatorcontrib><creatorcontrib>NAGATA HARUTO</creatorcontrib><title>Semiconductor device with heat sink plate</title><description>A semiconductor chip is mounted on an upper surface of the heat sink plate that is provided with a plurality of heat releasing terminals on a lower surface of the heat releasing. A plurality of electric signal terminals are regularly disposed in a lattice-like manner around the heat sink plate. Lower end surfaces of the electric signal terminals and the heat releasing terminals are exposed from and sealed with a sealing resin. The heat sink plate is formed as an integrated body including a protruding portion that protrudes from a central portion of an upper surface and supports the semiconductor chip, a plurality of supporting portions that are positioned around a rear surface of the protruding portion so as to support the protruding portion and that are exposed at a rear surface of the sealing resin, the plurality of heat releasing terminals, and a thin-walled portion that is recessed from lower end surfaces of the supporting portions and the heat releasing terminals. Lower surfaces of the protruding portion and the thin-walled portion are covered with the sealing resin. The plurality of supporting portions are disposed so that they are continuous with the protruding portion and symmetrical to each other around the protruding portion. A degree of freedom is improved in board wiring below the heat sink plate in a land grid array type package.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAMTs3NTM7PSylNLskvUkhJLctMTlUozyzJUMhITSxRKM7My1YoyEksSeVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGBhbGBhaWRuaOhsbEqQIAqwIpqg</recordid><startdate>20081218</startdate><enddate>20081218</enddate><creator>MINAMIO MASANORI</creator><creator>HORIKI HIROSHI</creator><creator>NAGATA HARUTO</creator><scope>EVB</scope></search><sort><creationdate>20081218</creationdate><title>Semiconductor device with heat sink plate</title><author>MINAMIO MASANORI ; HORIKI HIROSHI ; NAGATA HARUTO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2008308927A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MINAMIO MASANORI</creatorcontrib><creatorcontrib>HORIKI HIROSHI</creatorcontrib><creatorcontrib>NAGATA HARUTO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MINAMIO MASANORI</au><au>HORIKI HIROSHI</au><au>NAGATA HARUTO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device with heat sink plate</title><date>2008-12-18</date><risdate>2008</risdate><abstract>A semiconductor chip is mounted on an upper surface of the heat sink plate that is provided with a plurality of heat releasing terminals on a lower surface of the heat releasing. A plurality of electric signal terminals are regularly disposed in a lattice-like manner around the heat sink plate. Lower end surfaces of the electric signal terminals and the heat releasing terminals are exposed from and sealed with a sealing resin. The heat sink plate is formed as an integrated body including a protruding portion that protrudes from a central portion of an upper surface and supports the semiconductor chip, a plurality of supporting portions that are positioned around a rear surface of the protruding portion so as to support the protruding portion and that are exposed at a rear surface of the sealing resin, the plurality of heat releasing terminals, and a thin-walled portion that is recessed from lower end surfaces of the supporting portions and the heat releasing terminals. Lower surfaces of the protruding portion and the thin-walled portion are covered with the sealing resin. The plurality of supporting portions are disposed so that they are continuous with the protruding portion and symmetrical to each other around the protruding portion. A degree of freedom is improved in board wiring below the heat sink plate in a land grid array type package.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2008308927A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Semiconductor device with heat sink plate |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T21%3A06%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MINAMIO%20MASANORI&rft.date=2008-12-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2008308927A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |