SEMICONDUCTOR DEVICE INCLUDING AN EMBEDDED CONTACT PLUG

A semiconductor device includes an active area isolated by an isolation area on a semiconductor substrate. A transistor includes a gate electrode extending across the active area, source/drain regions formed in the active area on both sides of the gate electrode, and impurity-containing contact plug...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: IIJIMA SHINPEI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator IIJIMA SHINPEI
description A semiconductor device includes an active area isolated by an isolation area on a semiconductor substrate. A transistor includes a gate electrode extending across the active area, source/drain regions formed in the active area on both sides of the gate electrode, and impurity-containing contact plugs connected to the source/drain regions. The source/drain regions are formed by thermal diffusion of impurities from the impurity-containing contact plugs toward the active area,
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2008296666A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2008296666A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2008296666A13</originalsourceid><addsrcrecordid>eNrjZDAPdvX1dPb3cwl1DvEPUnBxDfN0dlXw9HP2CXXx9HNXcPRTcPV1cnVxcXVRACoLcXQOUQjwCXXnYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBgYWRpZmQOBoaEycKgDTYSkV</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE INCLUDING AN EMBEDDED CONTACT PLUG</title><source>esp@cenet</source><creator>IIJIMA SHINPEI</creator><creatorcontrib>IIJIMA SHINPEI</creatorcontrib><description>A semiconductor device includes an active area isolated by an isolation area on a semiconductor substrate. A transistor includes a gate electrode extending across the active area, source/drain regions formed in the active area on both sides of the gate electrode, and impurity-containing contact plugs connected to the source/drain regions. The source/drain regions are formed by thermal diffusion of impurities from the impurity-containing contact plugs toward the active area,</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20081204&amp;DB=EPODOC&amp;CC=US&amp;NR=2008296666A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20081204&amp;DB=EPODOC&amp;CC=US&amp;NR=2008296666A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>IIJIMA SHINPEI</creatorcontrib><title>SEMICONDUCTOR DEVICE INCLUDING AN EMBEDDED CONTACT PLUG</title><description>A semiconductor device includes an active area isolated by an isolation area on a semiconductor substrate. A transistor includes a gate electrode extending across the active area, source/drain regions formed in the active area on both sides of the gate electrode, and impurity-containing contact plugs connected to the source/drain regions. The source/drain regions are formed by thermal diffusion of impurities from the impurity-containing contact plugs toward the active area,</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAPdvX1dPb3cwl1DvEPUnBxDfN0dlXw9HP2CXXx9HNXcPRTcPV1cnVxcXVRACoLcXQOUQjwCXXnYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBgYWRpZmQOBoaEycKgDTYSkV</recordid><startdate>20081204</startdate><enddate>20081204</enddate><creator>IIJIMA SHINPEI</creator><scope>EVB</scope></search><sort><creationdate>20081204</creationdate><title>SEMICONDUCTOR DEVICE INCLUDING AN EMBEDDED CONTACT PLUG</title><author>IIJIMA SHINPEI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2008296666A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>IIJIMA SHINPEI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>IIJIMA SHINPEI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE INCLUDING AN EMBEDDED CONTACT PLUG</title><date>2008-12-04</date><risdate>2008</risdate><abstract>A semiconductor device includes an active area isolated by an isolation area on a semiconductor substrate. A transistor includes a gate electrode extending across the active area, source/drain regions formed in the active area on both sides of the gate electrode, and impurity-containing contact plugs connected to the source/drain regions. The source/drain regions are formed by thermal diffusion of impurities from the impurity-containing contact plugs toward the active area,</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2008296666A1
source esp@cenet
subjects ELECTRICITY
title SEMICONDUCTOR DEVICE INCLUDING AN EMBEDDED CONTACT PLUG
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T17%3A45%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=IIJIMA%20SHINPEI&rft.date=2008-12-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2008296666A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true