RELIABILITY MORPH FOR A DUAL-CORE TRANSACTION-PROCESSING SYSTEM

RELIABILITY MORPH FOR A DUAL-CORE TRANSACTION-PROCESSING SYSTEM

In processors having buffers to manage instruction flow referred to as a ReOrder Buffer (ROB) it is shown that these buffers are of the same approximate size of a checkpoint array for architected state. In a particular "morphing mode" in which a pair of processors can be configured to prov...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: EMMA PHILIP GEORGE, BOSE PRADIP, SATHAYE SUMEDH WASUDEO, RIVERS JUDE A
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator EMMA PHILIP GEORGE
BOSE PRADIP
SATHAYE SUMEDH WASUDEO
RIVERS JUDE A
description In processors having buffers to manage instruction flow referred to as a ReOrder Buffer (ROB) it is shown that these buffers are of the same approximate size of a checkpoint array for architected state. In a particular "morphing mode" in which a pair of processors can be configured to provide different functionalities on demand, a new "High-Reliability" (HR) mode is provided in which the ROB of one of the processors is used for a checkpoint array, and the pair of processors is made to run in lockstep on a single instruction stream under the control of the remaining ROB so as to provide redundant, hence highly-reliable computing.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2008229134A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2008229134A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2008229134A13</originalsourceid><addsrcrecordid>eNrjZLAPcvXxdHTy9PEMiVTw9Q8K8FBw8w9ScFRwCXX00XX2D3JVCAly9At2dA7x9PfTDQjyd3YNDvb0c1cIjgwOcfXlYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBgYWRkaWhsYmjobGxKkCAEP-K5E</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>RELIABILITY MORPH FOR A DUAL-CORE TRANSACTION-PROCESSING SYSTEM</title><source>esp@cenet</source><creator>EMMA PHILIP GEORGE ; BOSE PRADIP ; SATHAYE SUMEDH WASUDEO ; RIVERS JUDE A</creator><creatorcontrib>EMMA PHILIP GEORGE ; BOSE PRADIP ; SATHAYE SUMEDH WASUDEO ; RIVERS JUDE A</creatorcontrib><description>In processors having buffers to manage instruction flow referred to as a ReOrder Buffer (ROB) it is shown that these buffers are of the same approximate size of a checkpoint array for architected state. In a particular "morphing mode" in which a pair of processors can be configured to provide different functionalities on demand, a new "High-Reliability" (HR) mode is provided in which the ROB of one of the processors is used for a checkpoint array, and the pair of processors is made to run in lockstep on a single instruction stream under the control of the remaining ROB so as to provide redundant, hence highly-reliable computing.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080918&amp;DB=EPODOC&amp;CC=US&amp;NR=2008229134A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080918&amp;DB=EPODOC&amp;CC=US&amp;NR=2008229134A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>EMMA PHILIP GEORGE</creatorcontrib><creatorcontrib>BOSE PRADIP</creatorcontrib><creatorcontrib>SATHAYE SUMEDH WASUDEO</creatorcontrib><creatorcontrib>RIVERS JUDE A</creatorcontrib><title>RELIABILITY MORPH FOR A DUAL-CORE TRANSACTION-PROCESSING SYSTEM</title><description>In processors having buffers to manage instruction flow referred to as a ReOrder Buffer (ROB) it is shown that these buffers are of the same approximate size of a checkpoint array for architected state. In a particular "morphing mode" in which a pair of processors can be configured to provide different functionalities on demand, a new "High-Reliability" (HR) mode is provided in which the ROB of one of the processors is used for a checkpoint array, and the pair of processors is made to run in lockstep on a single instruction stream under the control of the remaining ROB so as to provide redundant, hence highly-reliable computing.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAPcvXxdHTy9PEMiVTw9Q8K8FBw8w9ScFRwCXX00XX2D3JVCAly9At2dA7x9PfTDQjyd3YNDvb0c1cIjgwOcfXlYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBgYWRkaWhsYmjobGxKkCAEP-K5E</recordid><startdate>20080918</startdate><enddate>20080918</enddate><creator>EMMA PHILIP GEORGE</creator><creator>BOSE PRADIP</creator><creator>SATHAYE SUMEDH WASUDEO</creator><creator>RIVERS JUDE A</creator><scope>EVB</scope></search><sort><creationdate>20080918</creationdate><title>RELIABILITY MORPH FOR A DUAL-CORE TRANSACTION-PROCESSING SYSTEM</title><author>EMMA PHILIP GEORGE ; BOSE PRADIP ; SATHAYE SUMEDH WASUDEO ; RIVERS JUDE A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2008229134A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>EMMA PHILIP GEORGE</creatorcontrib><creatorcontrib>BOSE PRADIP</creatorcontrib><creatorcontrib>SATHAYE SUMEDH WASUDEO</creatorcontrib><creatorcontrib>RIVERS JUDE A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>EMMA PHILIP GEORGE</au><au>BOSE PRADIP</au><au>SATHAYE SUMEDH WASUDEO</au><au>RIVERS JUDE A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>RELIABILITY MORPH FOR A DUAL-CORE TRANSACTION-PROCESSING SYSTEM</title><date>2008-09-18</date><risdate>2008</risdate><abstract>In processors having buffers to manage instruction flow referred to as a ReOrder Buffer (ROB) it is shown that these buffers are of the same approximate size of a checkpoint array for architected state. In a particular "morphing mode" in which a pair of processors can be configured to provide different functionalities on demand, a new "High-Reliability" (HR) mode is provided in which the ROB of one of the processors is used for a checkpoint array, and the pair of processors is made to run in lockstep on a single instruction stream under the control of the remaining ROB so as to provide redundant, hence highly-reliable computing.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2008229134A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title RELIABILITY MORPH FOR A DUAL-CORE TRANSACTION-PROCESSING SYSTEM
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T14%3A05%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=EMMA%20PHILIP%20GEORGE&rft.date=2008-09-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2008229134A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true