INTEGRATED CIRCUIT HAVING A MEMORY WITH PROCESS-VOLTAGE-TEMPERATURE CONTROL

Certain embodiments of the inventions provide an integrated circuit (IC) having a processor operatively coupled to a PVT (process-voltage-temperature) source and an adjustable memory. The processor receives from the source an input characterizing the present PVT condition and generates a command for...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PHAM HAI QUANG, WERNER WAYNE E, HENRY MATTHEW R, MCPARTLAND RICHARD J, LOPATA DOUGLAS D
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PHAM HAI QUANG
WERNER WAYNE E
HENRY MATTHEW R
MCPARTLAND RICHARD J
LOPATA DOUGLAS D
description Certain embodiments of the inventions provide an integrated circuit (IC) having a processor operatively coupled to a PVT (process-voltage-temperature) source and an adjustable memory. The processor receives from the source an input characterizing the present PVT condition and generates a command for the memory based on that input. In response to the command, the memory adjusts its internal circuit structure, clock speed, and/or operating voltage(s) to optimize its performance for the present PVT condition. Advantageously, the ability to adjust the memory so that it can maintain its functionality and deliver an acceptable level of performance under unfavorable PVT conditions provides additional flexibility in choosing circuit design options, which can produce area savings and/or increase the yield of acceptable ICs during manufacture.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2008117702A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2008117702A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2008117702A13</originalsourceid><addsrcrecordid>eNrjZPD29AtxdQ9yDHF1UXD2DHIO9QxR8HAM8_RzV3BU8HX19Q-KVAj3DPFQCAjyd3YNDtYN8_cJcXR31Q1x9Q1wBeoLDXJVcPb3Cwny9-FhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGBhaGhubmBkaOhsbEqQIAc-4vBQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTEGRATED CIRCUIT HAVING A MEMORY WITH PROCESS-VOLTAGE-TEMPERATURE CONTROL</title><source>esp@cenet</source><creator>PHAM HAI QUANG ; WERNER WAYNE E ; HENRY MATTHEW R ; MCPARTLAND RICHARD J ; LOPATA DOUGLAS D</creator><creatorcontrib>PHAM HAI QUANG ; WERNER WAYNE E ; HENRY MATTHEW R ; MCPARTLAND RICHARD J ; LOPATA DOUGLAS D</creatorcontrib><description>Certain embodiments of the inventions provide an integrated circuit (IC) having a processor operatively coupled to a PVT (process-voltage-temperature) source and an adjustable memory. The processor receives from the source an input characterizing the present PVT condition and generates a command for the memory based on that input. In response to the command, the memory adjusts its internal circuit structure, clock speed, and/or operating voltage(s) to optimize its performance for the present PVT condition. Advantageously, the ability to adjust the memory so that it can maintain its functionality and deliver an acceptable level of performance under unfavorable PVT conditions provides additional flexibility in choosing circuit design options, which can produce area savings and/or increase the yield of acceptable ICs during manufacture.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080522&amp;DB=EPODOC&amp;CC=US&amp;NR=2008117702A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080522&amp;DB=EPODOC&amp;CC=US&amp;NR=2008117702A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PHAM HAI QUANG</creatorcontrib><creatorcontrib>WERNER WAYNE E</creatorcontrib><creatorcontrib>HENRY MATTHEW R</creatorcontrib><creatorcontrib>MCPARTLAND RICHARD J</creatorcontrib><creatorcontrib>LOPATA DOUGLAS D</creatorcontrib><title>INTEGRATED CIRCUIT HAVING A MEMORY WITH PROCESS-VOLTAGE-TEMPERATURE CONTROL</title><description>Certain embodiments of the inventions provide an integrated circuit (IC) having a processor operatively coupled to a PVT (process-voltage-temperature) source and an adjustable memory. The processor receives from the source an input characterizing the present PVT condition and generates a command for the memory based on that input. In response to the command, the memory adjusts its internal circuit structure, clock speed, and/or operating voltage(s) to optimize its performance for the present PVT condition. Advantageously, the ability to adjust the memory so that it can maintain its functionality and deliver an acceptable level of performance under unfavorable PVT conditions provides additional flexibility in choosing circuit design options, which can produce area savings and/or increase the yield of acceptable ICs during manufacture.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD29AtxdQ9yDHF1UXD2DHIO9QxR8HAM8_RzV3BU8HX19Q-KVAj3DPFQCAjyd3YNDtYN8_cJcXR31Q1x9Q1wBeoLDXJVcPb3Cwny9-FhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGBhaGhubmBkaOhsbEqQIAc-4vBQ</recordid><startdate>20080522</startdate><enddate>20080522</enddate><creator>PHAM HAI QUANG</creator><creator>WERNER WAYNE E</creator><creator>HENRY MATTHEW R</creator><creator>MCPARTLAND RICHARD J</creator><creator>LOPATA DOUGLAS D</creator><scope>EVB</scope></search><sort><creationdate>20080522</creationdate><title>INTEGRATED CIRCUIT HAVING A MEMORY WITH PROCESS-VOLTAGE-TEMPERATURE CONTROL</title><author>PHAM HAI QUANG ; WERNER WAYNE E ; HENRY MATTHEW R ; MCPARTLAND RICHARD J ; LOPATA DOUGLAS D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2008117702A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>PHAM HAI QUANG</creatorcontrib><creatorcontrib>WERNER WAYNE E</creatorcontrib><creatorcontrib>HENRY MATTHEW R</creatorcontrib><creatorcontrib>MCPARTLAND RICHARD J</creatorcontrib><creatorcontrib>LOPATA DOUGLAS D</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PHAM HAI QUANG</au><au>WERNER WAYNE E</au><au>HENRY MATTHEW R</au><au>MCPARTLAND RICHARD J</au><au>LOPATA DOUGLAS D</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTEGRATED CIRCUIT HAVING A MEMORY WITH PROCESS-VOLTAGE-TEMPERATURE CONTROL</title><date>2008-05-22</date><risdate>2008</risdate><abstract>Certain embodiments of the inventions provide an integrated circuit (IC) having a processor operatively coupled to a PVT (process-voltage-temperature) source and an adjustable memory. The processor receives from the source an input characterizing the present PVT condition and generates a command for the memory based on that input. In response to the command, the memory adjusts its internal circuit structure, clock speed, and/or operating voltage(s) to optimize its performance for the present PVT condition. Advantageously, the ability to adjust the memory so that it can maintain its functionality and deliver an acceptable level of performance under unfavorable PVT conditions provides additional flexibility in choosing circuit design options, which can produce area savings and/or increase the yield of acceptable ICs during manufacture.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2008117702A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title INTEGRATED CIRCUIT HAVING A MEMORY WITH PROCESS-VOLTAGE-TEMPERATURE CONTROL
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-13T20%3A10%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PHAM%20HAI%20QUANG&rft.date=2008-05-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2008117702A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true