Logic circuit redesign program, logic circuit redesign apparatus, and logic circuit redesign method

A computer is allowed to execute an information acquisition process that acquires a file expressing information on pins used in respective ports provided in each block of a logic circuit to be redesigned and information indicating connection relationships between the ports (# 2 ); execute a multiple...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SHIRAISHI HIROAKI, TANDA KOUICHI, TAKATOMI KOJI, TOKUNAGA TAKAKAZU, SOEJIMA YOSHINORI, KOUHARA YOSHIKATSU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!