Phase control circuit
A phase control circuit includes: a variable delay circuit for delaying a clock signal; a first flip-flop circuit having a clock input terminal to which the delayed clock signal is input and a data input terminal to which a data signal is input; a second flip-flop circuit having a clock input termin...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | YAKIHARA TSUYOSHI TANIMURA DAISUKE TEZUKA KENTARO KODAKA HIROTOSHI UCHIDA KENJI MIURA AKIRA BUTATSU KENTARO |
| description | A phase control circuit includes: a variable delay circuit for delaying a clock signal; a first flip-flop circuit having a clock input terminal to which the delayed clock signal is input and a data input terminal to which a data signal is input; a second flip-flop circuit having a clock input terminal to which the data signal is input and a data input terminal to which the delayed clock signal is input; and an integration circuit for controlling a delay amount of the variable delay circuit based on an output signal of the second flip-flop circuit. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2008001641A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2008001641A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2008001641A13</originalsourceid><addsrcrecordid>eNrjZBANyEgsTlVIzs8rKcrPUUjOLEouzSzhYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBgYWBgaGZiaGjobGxKkCAPh2IgE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Phase control circuit</title><source>esp@cenet</source><creator>YAKIHARA TSUYOSHI ; TANIMURA DAISUKE ; TEZUKA KENTARO ; KODAKA HIROTOSHI ; UCHIDA KENJI ; MIURA AKIRA ; BUTATSU KENTARO</creator><creatorcontrib>YAKIHARA TSUYOSHI ; TANIMURA DAISUKE ; TEZUKA KENTARO ; KODAKA HIROTOSHI ; UCHIDA KENJI ; MIURA AKIRA ; BUTATSU KENTARO</creatorcontrib><description>A phase control circuit includes: a variable delay circuit for delaying a clock signal; a first flip-flop circuit having a clock input terminal to which the delayed clock signal is input and a data input terminal to which a data signal is input; a second flip-flop circuit having a clock input terminal to which the data signal is input and a data input terminal to which the delayed clock signal is input; and an integration circuit for controlling a delay amount of the variable delay circuit based on an output signal of the second flip-flop circuit.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080103&DB=EPODOC&CC=US&NR=2008001641A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080103&DB=EPODOC&CC=US&NR=2008001641A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YAKIHARA TSUYOSHI</creatorcontrib><creatorcontrib>TANIMURA DAISUKE</creatorcontrib><creatorcontrib>TEZUKA KENTARO</creatorcontrib><creatorcontrib>KODAKA HIROTOSHI</creatorcontrib><creatorcontrib>UCHIDA KENJI</creatorcontrib><creatorcontrib>MIURA AKIRA</creatorcontrib><creatorcontrib>BUTATSU KENTARO</creatorcontrib><title>Phase control circuit</title><description>A phase control circuit includes: a variable delay circuit for delaying a clock signal; a first flip-flop circuit having a clock input terminal to which the delayed clock signal is input and a data input terminal to which a data signal is input; a second flip-flop circuit having a clock input terminal to which the data signal is input and a data input terminal to which the delayed clock signal is input; and an integration circuit for controlling a delay amount of the variable delay circuit based on an output signal of the second flip-flop circuit.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBANyEgsTlVIzs8rKcrPUUjOLEouzSzhYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBgYWBgaGZiaGjobGxKkCAPh2IgE</recordid><startdate>20080103</startdate><enddate>20080103</enddate><creator>YAKIHARA TSUYOSHI</creator><creator>TANIMURA DAISUKE</creator><creator>TEZUKA KENTARO</creator><creator>KODAKA HIROTOSHI</creator><creator>UCHIDA KENJI</creator><creator>MIURA AKIRA</creator><creator>BUTATSU KENTARO</creator><scope>EVB</scope></search><sort><creationdate>20080103</creationdate><title>Phase control circuit</title><author>YAKIHARA TSUYOSHI ; TANIMURA DAISUKE ; TEZUKA KENTARO ; KODAKA HIROTOSHI ; UCHIDA KENJI ; MIURA AKIRA ; BUTATSU KENTARO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2008001641A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>YAKIHARA TSUYOSHI</creatorcontrib><creatorcontrib>TANIMURA DAISUKE</creatorcontrib><creatorcontrib>TEZUKA KENTARO</creatorcontrib><creatorcontrib>KODAKA HIROTOSHI</creatorcontrib><creatorcontrib>UCHIDA KENJI</creatorcontrib><creatorcontrib>MIURA AKIRA</creatorcontrib><creatorcontrib>BUTATSU KENTARO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YAKIHARA TSUYOSHI</au><au>TANIMURA DAISUKE</au><au>TEZUKA KENTARO</au><au>KODAKA HIROTOSHI</au><au>UCHIDA KENJI</au><au>MIURA AKIRA</au><au>BUTATSU KENTARO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Phase control circuit</title><date>2008-01-03</date><risdate>2008</risdate><abstract>A phase control circuit includes: a variable delay circuit for delaying a clock signal; a first flip-flop circuit having a clock input terminal to which the delayed clock signal is input and a data input terminal to which a data signal is input; a second flip-flop circuit having a clock input terminal to which the data signal is input and a data input terminal to which the delayed clock signal is input; and an integration circuit for controlling a delay amount of the variable delay circuit based on an output signal of the second flip-flop circuit.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2008001641A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
| title | Phase control circuit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T05%3A15%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YAKIHARA%20TSUYOSHI&rft.date=2008-01-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2008001641A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |