Microelectronic element chips
Apparatus including a chip substrate having a first chip surface facing away from a second chip surface; an array of microelectronic elements on the first chip surface; and an array of conductors each in communication with one of the microelectronic elements, the conductors passing through the chip...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | AKSYUK VLADIMIR A LAI WARREN YIUO KORNBLIT AVINOAM FULLOWAN ROBERT FRANCIS TAYLOR JOSEPH ASHLEY BASAVANHALLY NAGESH R |
| description | Apparatus including a chip substrate having a first chip surface facing away from a second chip surface; an array of microelectronic elements on the first chip surface; and an array of conductors each in communication with one of the microelectronic elements, the conductors passing through the chip substrate and fully spanning a distance between the first and second chip surfaces. Process including: providing an apparatus including a chip substrate having a first chip surface facing away from a second chip surface, an array of microelectronic elements being on the first chip surface, an array of conductors each being in communication with one of the microelectronic elements and partially spanning an average distance between the first and second chip surfaces; bonding a temporary support carrier onto the array of microelectronic elements; removing a portion of the chip substrate, thereby reducing the average distance between the first and second chip surfaces; and forming an under bump metallization pad at the second chip surface in electrical communication with a conductor. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2007278699A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2007278699A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2007278699A13</originalsourceid><addsrcrecordid>eNrjZJD1zUwuyk_NSU0uKcrPy0xWADJzU_NKFJIzMguKeRhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGBuZG5hZmlpaOhMXGqAIGIJX8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Microelectronic element chips</title><source>esp@cenet</source><creator>AKSYUK VLADIMIR A ; LAI WARREN YIUO ; KORNBLIT AVINOAM ; FULLOWAN ROBERT FRANCIS ; TAYLOR JOSEPH ASHLEY ; BASAVANHALLY NAGESH R</creator><creatorcontrib>AKSYUK VLADIMIR A ; LAI WARREN YIUO ; KORNBLIT AVINOAM ; FULLOWAN ROBERT FRANCIS ; TAYLOR JOSEPH ASHLEY ; BASAVANHALLY NAGESH R</creatorcontrib><description>Apparatus including a chip substrate having a first chip surface facing away from a second chip surface; an array of microelectronic elements on the first chip surface; and an array of conductors each in communication with one of the microelectronic elements, the conductors passing through the chip substrate and fully spanning a distance between the first and second chip surfaces. Process including: providing an apparatus including a chip substrate having a first chip surface facing away from a second chip surface, an array of microelectronic elements being on the first chip surface, an array of conductors each being in communication with one of the microelectronic elements and partially spanning an average distance between the first and second chip surfaces; bonding a temporary support carrier onto the array of microelectronic elements; removing a portion of the chip substrate, thereby reducing the average distance between the first and second chip surfaces; and forming an under bump metallization pad at the second chip surface in electrical communication with a conductor.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20071206&DB=EPODOC&CC=US&NR=2007278699A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76292</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20071206&DB=EPODOC&CC=US&NR=2007278699A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AKSYUK VLADIMIR A</creatorcontrib><creatorcontrib>LAI WARREN YIUO</creatorcontrib><creatorcontrib>KORNBLIT AVINOAM</creatorcontrib><creatorcontrib>FULLOWAN ROBERT FRANCIS</creatorcontrib><creatorcontrib>TAYLOR JOSEPH ASHLEY</creatorcontrib><creatorcontrib>BASAVANHALLY NAGESH R</creatorcontrib><title>Microelectronic element chips</title><description>Apparatus including a chip substrate having a first chip surface facing away from a second chip surface; an array of microelectronic elements on the first chip surface; and an array of conductors each in communication with one of the microelectronic elements, the conductors passing through the chip substrate and fully spanning a distance between the first and second chip surfaces. Process including: providing an apparatus including a chip substrate having a first chip surface facing away from a second chip surface, an array of microelectronic elements being on the first chip surface, an array of conductors each being in communication with one of the microelectronic elements and partially spanning an average distance between the first and second chip surfaces; bonding a temporary support carrier onto the array of microelectronic elements; removing a portion of the chip substrate, thereby reducing the average distance between the first and second chip surfaces; and forming an under bump metallization pad at the second chip surface in electrical communication with a conductor.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJD1zUwuyk_NSU0uKcrPy0xWADJzU_NKFJIzMguKeRhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGBuZG5hZmlpaOhMXGqAIGIJX8</recordid><startdate>20071206</startdate><enddate>20071206</enddate><creator>AKSYUK VLADIMIR A</creator><creator>LAI WARREN YIUO</creator><creator>KORNBLIT AVINOAM</creator><creator>FULLOWAN ROBERT FRANCIS</creator><creator>TAYLOR JOSEPH ASHLEY</creator><creator>BASAVANHALLY NAGESH R</creator><scope>EVB</scope></search><sort><creationdate>20071206</creationdate><title>Microelectronic element chips</title><author>AKSYUK VLADIMIR A ; LAI WARREN YIUO ; KORNBLIT AVINOAM ; FULLOWAN ROBERT FRANCIS ; TAYLOR JOSEPH ASHLEY ; BASAVANHALLY NAGESH R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2007278699A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>AKSYUK VLADIMIR A</creatorcontrib><creatorcontrib>LAI WARREN YIUO</creatorcontrib><creatorcontrib>KORNBLIT AVINOAM</creatorcontrib><creatorcontrib>FULLOWAN ROBERT FRANCIS</creatorcontrib><creatorcontrib>TAYLOR JOSEPH ASHLEY</creatorcontrib><creatorcontrib>BASAVANHALLY NAGESH R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AKSYUK VLADIMIR A</au><au>LAI WARREN YIUO</au><au>KORNBLIT AVINOAM</au><au>FULLOWAN ROBERT FRANCIS</au><au>TAYLOR JOSEPH ASHLEY</au><au>BASAVANHALLY NAGESH R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Microelectronic element chips</title><date>2007-12-06</date><risdate>2007</risdate><abstract>Apparatus including a chip substrate having a first chip surface facing away from a second chip surface; an array of microelectronic elements on the first chip surface; and an array of conductors each in communication with one of the microelectronic elements, the conductors passing through the chip substrate and fully spanning a distance between the first and second chip surfaces. Process including: providing an apparatus including a chip substrate having a first chip surface facing away from a second chip surface, an array of microelectronic elements being on the first chip surface, an array of conductors each being in communication with one of the microelectronic elements and partially spanning an average distance between the first and second chip surfaces; bonding a temporary support carrier onto the array of microelectronic elements; removing a portion of the chip substrate, thereby reducing the average distance between the first and second chip surfaces; and forming an under bump metallization pad at the second chip surface in electrical communication with a conductor.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2007278699A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Microelectronic element chips |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T07%3A46%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AKSYUK%20VLADIMIR%20A&rft.date=2007-12-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2007278699A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |