Memory correction system and method
An error correction system and method operable to identify and correct a memory module disposed within a computer memory system. In one embodiment, the memory system comprises a plurality of memory modules organized as a number of error correction code (ECC) domains, wherein each ECC domain includes...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | THAYER LARRY JAY |
description | An error correction system and method operable to identify and correct a memory module disposed within a computer memory system. In one embodiment, the memory system comprises a plurality of memory modules organized as a number of error correction code (ECC) domains, wherein each ECC domain includes a set of memory modules, each memory module comprising a plurality of memory devices. A module error correction engine is operable in association with a memory controller operably coupled to the plurality of memory modules, the module error correction engine operating to identify which one of the memory modules of a particular ECC domain is defective and thereby recover the defective memory module's data based on a redundant memory module associated with the particular ECC domain. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2007050688A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2007050688A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2007050688A13</originalsourceid><addsrcrecordid>eNrjZFD2Tc3NL6pUSM4vKkpNLsnMz1MoriwuSc1VSMxLUchNLcnIT-FhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGBuYGpgZmFhaOhsbEqQIAkjEnkA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory correction system and method</title><source>esp@cenet</source><creator>THAYER LARRY JAY</creator><creatorcontrib>THAYER LARRY JAY</creatorcontrib><description>An error correction system and method operable to identify and correct a memory module disposed within a computer memory system. In one embodiment, the memory system comprises a plurality of memory modules organized as a number of error correction code (ECC) domains, wherein each ECC domain includes a set of memory modules, each memory module comprising a plurality of memory devices. A module error correction engine is operable in association with a memory controller operably coupled to the plurality of memory modules, the module error correction engine operating to identify which one of the memory modules of a particular ECC domain is defective and thereby recover the defective memory module's data based on a redundant memory module associated with the particular ECC domain.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070301&DB=EPODOC&CC=US&NR=2007050688A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070301&DB=EPODOC&CC=US&NR=2007050688A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>THAYER LARRY JAY</creatorcontrib><title>Memory correction system and method</title><description>An error correction system and method operable to identify and correct a memory module disposed within a computer memory system. In one embodiment, the memory system comprises a plurality of memory modules organized as a number of error correction code (ECC) domains, wherein each ECC domain includes a set of memory modules, each memory module comprising a plurality of memory devices. A module error correction engine is operable in association with a memory controller operably coupled to the plurality of memory modules, the module error correction engine operating to identify which one of the memory modules of a particular ECC domain is defective and thereby recover the defective memory module's data based on a redundant memory module associated with the particular ECC domain.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD2Tc3NL6pUSM4vKkpNLsnMz1MoriwuSc1VSMxLUchNLcnIT-FhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGBuYGpgZmFhaOhsbEqQIAkjEnkA</recordid><startdate>20070301</startdate><enddate>20070301</enddate><creator>THAYER LARRY JAY</creator><scope>EVB</scope></search><sort><creationdate>20070301</creationdate><title>Memory correction system and method</title><author>THAYER LARRY JAY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2007050688A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>THAYER LARRY JAY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>THAYER LARRY JAY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory correction system and method</title><date>2007-03-01</date><risdate>2007</risdate><abstract>An error correction system and method operable to identify and correct a memory module disposed within a computer memory system. In one embodiment, the memory system comprises a plurality of memory modules organized as a number of error correction code (ECC) domains, wherein each ECC domain includes a set of memory modules, each memory module comprising a plurality of memory devices. A module error correction engine is operable in association with a memory controller operably coupled to the plurality of memory modules, the module error correction engine operating to identify which one of the memory modules of a particular ECC domain is defective and thereby recover the defective memory module's data based on a redundant memory module associated with the particular ECC domain.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2007050688A1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Memory correction system and method |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T12%3A58%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=THAYER%20LARRY%20JAY&rft.date=2007-03-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2007050688A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |