Dynamically reconfigurable processor
Disclosed is a technology of generating an instruction set architecture (hereinafter, referred to as 'ISA') and a series of logic circuit configuration information of a processor for executing an application program from an application program described in a high-level language. The presen...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | MURAKAMI KAZUAKI GAUTHIER LOVIC MATSUO TAKUMA SHUTO MAKOTO HASEBE TETSUYA KIKUCHI SHUICHI |
| description | Disclosed is a technology of generating an instruction set architecture (hereinafter, referred to as 'ISA') and a series of logic circuit configuration information of a processor for executing an application program from an application program described in a high-level language. The present invention also relates to a custom LSI development platform technology which can design, develop, and manufacture the application specific custom LSI in a short time by applying the generated ISA and logic circuit configuration information to a dynamic logic circuit reconfigurable processor. Furthermore, disclosed is a dynamically reconfigurable processor, which is reconfigurable using the generated logic circuit configuration information. Associated methods are also disclosed. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2006242385A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2006242385A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2006242385A13</originalsourceid><addsrcrecordid>eNrjZFBxqcxLzM1MTszJqVQoSk3Oz0vLTC8tSkzKSVUoKMpPTi0uzi_iYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBgZmRiZGxhamjobGxKkCAPBRKF4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Dynamically reconfigurable processor</title><source>esp@cenet</source><creator>MURAKAMI KAZUAKI ; GAUTHIER LOVIC ; MATSUO TAKUMA ; SHUTO MAKOTO ; HASEBE TETSUYA ; KIKUCHI SHUICHI</creator><creatorcontrib>MURAKAMI KAZUAKI ; GAUTHIER LOVIC ; MATSUO TAKUMA ; SHUTO MAKOTO ; HASEBE TETSUYA ; KIKUCHI SHUICHI</creatorcontrib><description>Disclosed is a technology of generating an instruction set architecture (hereinafter, referred to as 'ISA') and a series of logic circuit configuration information of a processor for executing an application program from an application program described in a high-level language. The present invention also relates to a custom LSI development platform technology which can design, develop, and manufacture the application specific custom LSI in a short time by applying the generated ISA and logic circuit configuration information to a dynamic logic circuit reconfigurable processor. Furthermore, disclosed is a dynamically reconfigurable processor, which is reconfigurable using the generated logic circuit configuration information. Associated methods are also disclosed.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20061026&DB=EPODOC&CC=US&NR=2006242385A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20061026&DB=EPODOC&CC=US&NR=2006242385A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MURAKAMI KAZUAKI</creatorcontrib><creatorcontrib>GAUTHIER LOVIC</creatorcontrib><creatorcontrib>MATSUO TAKUMA</creatorcontrib><creatorcontrib>SHUTO MAKOTO</creatorcontrib><creatorcontrib>HASEBE TETSUYA</creatorcontrib><creatorcontrib>KIKUCHI SHUICHI</creatorcontrib><title>Dynamically reconfigurable processor</title><description>Disclosed is a technology of generating an instruction set architecture (hereinafter, referred to as 'ISA') and a series of logic circuit configuration information of a processor for executing an application program from an application program described in a high-level language. The present invention also relates to a custom LSI development platform technology which can design, develop, and manufacture the application specific custom LSI in a short time by applying the generated ISA and logic circuit configuration information to a dynamic logic circuit reconfigurable processor. Furthermore, disclosed is a dynamically reconfigurable processor, which is reconfigurable using the generated logic circuit configuration information. Associated methods are also disclosed.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFBxqcxLzM1MTszJqVQoSk3Oz0vLTC8tSkzKSVUoKMpPTi0uzi_iYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBgZmRiZGxhamjobGxKkCAPBRKF4</recordid><startdate>20061026</startdate><enddate>20061026</enddate><creator>MURAKAMI KAZUAKI</creator><creator>GAUTHIER LOVIC</creator><creator>MATSUO TAKUMA</creator><creator>SHUTO MAKOTO</creator><creator>HASEBE TETSUYA</creator><creator>KIKUCHI SHUICHI</creator><scope>EVB</scope></search><sort><creationdate>20061026</creationdate><title>Dynamically reconfigurable processor</title><author>MURAKAMI KAZUAKI ; GAUTHIER LOVIC ; MATSUO TAKUMA ; SHUTO MAKOTO ; HASEBE TETSUYA ; KIKUCHI SHUICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2006242385A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MURAKAMI KAZUAKI</creatorcontrib><creatorcontrib>GAUTHIER LOVIC</creatorcontrib><creatorcontrib>MATSUO TAKUMA</creatorcontrib><creatorcontrib>SHUTO MAKOTO</creatorcontrib><creatorcontrib>HASEBE TETSUYA</creatorcontrib><creatorcontrib>KIKUCHI SHUICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MURAKAMI KAZUAKI</au><au>GAUTHIER LOVIC</au><au>MATSUO TAKUMA</au><au>SHUTO MAKOTO</au><au>HASEBE TETSUYA</au><au>KIKUCHI SHUICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Dynamically reconfigurable processor</title><date>2006-10-26</date><risdate>2006</risdate><abstract>Disclosed is a technology of generating an instruction set architecture (hereinafter, referred to as 'ISA') and a series of logic circuit configuration information of a processor for executing an application program from an application program described in a high-level language. The present invention also relates to a custom LSI development platform technology which can design, develop, and manufacture the application specific custom LSI in a short time by applying the generated ISA and logic circuit configuration information to a dynamic logic circuit reconfigurable processor. Furthermore, disclosed is a dynamically reconfigurable processor, which is reconfigurable using the generated logic circuit configuration information. Associated methods are also disclosed.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2006242385A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Dynamically reconfigurable processor |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-13T14%3A50%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MURAKAMI%20KAZUAKI&rft.date=2006-10-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2006242385A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |