Systems and arrangements for promoting a line from shared to exclusive in a cache
Systems and arrangements promoting a line from shared to exclusive in cache are contemplated. Embodiments include a cache controller adapted to determine whether a memory line for which the processor is to issue an address-only kill request resides in a fill buffer for the cache line in a shared sta...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | DIEFFENDERFER JAMES N MITCHELL MICHAEL B SPEIER THOMAS P STEINMETZ PAUL M KARANDIKAR PRAVEEN G |
| description | Systems and arrangements promoting a line from shared to exclusive in cache are contemplated. Embodiments include a cache controller adapted to determine whether a memory line for which the processor is to issue an address-only kill request resides in a fill buffer for the cache line in a shared state. If so, the cache controller may mark the fill buffer as not having completed bus transactions and issue the address-only kill request for that fill buffer. The address-only kill request may transmit to other processors on the bus and the other processors may respond by invalidating the cache entries for the memory line. Upon confirmation from the other processors, a bus arbiter may confirm the kill request, promoting the memory line already in that fill buffer to exclusive state. Once promoted, the fill buffer may be marked as having completed the bus transactions and may be written into the cache. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2006212659A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2006212659A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2006212659A13</originalsourceid><addsrcrecordid>eNqNyjEKwkAQRuE0FqLeYcBaSFYMpBRRbCVah2HzJ1lIZpedVfT2pvAAVg8e3zK71R9NmJRYWuIYWXpMkKTU-Ugh-sknJz0xjU5A3TxIB45oKXnC245PdS-Qk5lYtgPW2aLjUbH5dZVtL-f76bpD8A00sIUgNY_a5HlpClMeqmOx_099AZw8OEE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Systems and arrangements for promoting a line from shared to exclusive in a cache</title><source>esp@cenet</source><creator>DIEFFENDERFER JAMES N ; MITCHELL MICHAEL B ; SPEIER THOMAS P ; STEINMETZ PAUL M ; KARANDIKAR PRAVEEN G</creator><creatorcontrib>DIEFFENDERFER JAMES N ; MITCHELL MICHAEL B ; SPEIER THOMAS P ; STEINMETZ PAUL M ; KARANDIKAR PRAVEEN G</creatorcontrib><description>Systems and arrangements promoting a line from shared to exclusive in cache are contemplated. Embodiments include a cache controller adapted to determine whether a memory line for which the processor is to issue an address-only kill request resides in a fill buffer for the cache line in a shared state. If so, the cache controller may mark the fill buffer as not having completed bus transactions and issue the address-only kill request for that fill buffer. The address-only kill request may transmit to other processors on the bus and the other processors may respond by invalidating the cache entries for the memory line. Upon confirmation from the other processors, a bus arbiter may confirm the kill request, promoting the memory line already in that fill buffer to exclusive state. Once promoted, the fill buffer may be marked as having completed the bus transactions and may be written into the cache.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060921&DB=EPODOC&CC=US&NR=2006212659A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060921&DB=EPODOC&CC=US&NR=2006212659A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DIEFFENDERFER JAMES N</creatorcontrib><creatorcontrib>MITCHELL MICHAEL B</creatorcontrib><creatorcontrib>SPEIER THOMAS P</creatorcontrib><creatorcontrib>STEINMETZ PAUL M</creatorcontrib><creatorcontrib>KARANDIKAR PRAVEEN G</creatorcontrib><title>Systems and arrangements for promoting a line from shared to exclusive in a cache</title><description>Systems and arrangements promoting a line from shared to exclusive in cache are contemplated. Embodiments include a cache controller adapted to determine whether a memory line for which the processor is to issue an address-only kill request resides in a fill buffer for the cache line in a shared state. If so, the cache controller may mark the fill buffer as not having completed bus transactions and issue the address-only kill request for that fill buffer. The address-only kill request may transmit to other processors on the bus and the other processors may respond by invalidating the cache entries for the memory line. Upon confirmation from the other processors, a bus arbiter may confirm the kill request, promoting the memory line already in that fill buffer to exclusive state. Once promoted, the fill buffer may be marked as having completed the bus transactions and may be written into the cache.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEKwkAQRuE0FqLeYcBaSFYMpBRRbCVah2HzJ1lIZpedVfT2pvAAVg8e3zK71R9NmJRYWuIYWXpMkKTU-Ugh-sknJz0xjU5A3TxIB45oKXnC245PdS-Qk5lYtgPW2aLjUbH5dZVtL-f76bpD8A00sIUgNY_a5HlpClMeqmOx_099AZw8OEE</recordid><startdate>20060921</startdate><enddate>20060921</enddate><creator>DIEFFENDERFER JAMES N</creator><creator>MITCHELL MICHAEL B</creator><creator>SPEIER THOMAS P</creator><creator>STEINMETZ PAUL M</creator><creator>KARANDIKAR PRAVEEN G</creator><scope>EVB</scope></search><sort><creationdate>20060921</creationdate><title>Systems and arrangements for promoting a line from shared to exclusive in a cache</title><author>DIEFFENDERFER JAMES N ; MITCHELL MICHAEL B ; SPEIER THOMAS P ; STEINMETZ PAUL M ; KARANDIKAR PRAVEEN G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2006212659A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>DIEFFENDERFER JAMES N</creatorcontrib><creatorcontrib>MITCHELL MICHAEL B</creatorcontrib><creatorcontrib>SPEIER THOMAS P</creatorcontrib><creatorcontrib>STEINMETZ PAUL M</creatorcontrib><creatorcontrib>KARANDIKAR PRAVEEN G</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DIEFFENDERFER JAMES N</au><au>MITCHELL MICHAEL B</au><au>SPEIER THOMAS P</au><au>STEINMETZ PAUL M</au><au>KARANDIKAR PRAVEEN G</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Systems and arrangements for promoting a line from shared to exclusive in a cache</title><date>2006-09-21</date><risdate>2006</risdate><abstract>Systems and arrangements promoting a line from shared to exclusive in cache are contemplated. Embodiments include a cache controller adapted to determine whether a memory line for which the processor is to issue an address-only kill request resides in a fill buffer for the cache line in a shared state. If so, the cache controller may mark the fill buffer as not having completed bus transactions and issue the address-only kill request for that fill buffer. The address-only kill request may transmit to other processors on the bus and the other processors may respond by invalidating the cache entries for the memory line. Upon confirmation from the other processors, a bus arbiter may confirm the kill request, promoting the memory line already in that fill buffer to exclusive state. Once promoted, the fill buffer may be marked as having completed the bus transactions and may be written into the cache.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2006212659A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Systems and arrangements for promoting a line from shared to exclusive in a cache |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T17%3A48%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DIEFFENDERFER%20JAMES%20N&rft.date=2006-09-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2006212659A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |