Method for detecting address match in a deeply pipelined processor design
A method, apparatus and algorithm for quickly detecting an address match in a deeply pipelined processor design in a manner that may be implemented using a minimum of physical space in the critical area of the processor. The address comparison is split into two parts. The first part is a fast, parti...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | DOOLEY MILES R FROMMER SCOTT B LEVENSTEIN SHELDON B HRUSECKY DAVID A |
| description | A method, apparatus and algorithm for quickly detecting an address match in a deeply pipelined processor design in a manner that may be implemented using a minimum of physical space in the critical area of the processor. The address comparison is split into two parts. The first part is a fast, partial address match comparator system. The second part is a slower, full address match comparator system. If a partial match between a requested address and a registry address is detected, then execution of the program or set of instructions requesting the address is temporarily suspended while a full address match check is performed. If the full address match check results in a full match between the requested address and a registry address, then the program or set of instructions is interrupted and stopped. Otherwise, the program or set of instructions continues execution. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2006179258A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2006179258A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2006179258A13</originalsourceid><addsrcrecordid>eNrjZPD0TS3JyE9RSMsvUkhJLUlNLsnMS1dITEkpSi0uVshNLEnOUMjMU0gESqYW5FQqFGQWpOZk5qWmKBQU5ScD1YD1FWem5_EwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDAzNDc0sjUwtHQ2PiVAEAn3E1lQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for detecting address match in a deeply pipelined processor design</title><source>esp@cenet</source><creator>DOOLEY MILES R ; FROMMER SCOTT B ; LEVENSTEIN SHELDON B ; HRUSECKY DAVID A</creator><creatorcontrib>DOOLEY MILES R ; FROMMER SCOTT B ; LEVENSTEIN SHELDON B ; HRUSECKY DAVID A</creatorcontrib><description>A method, apparatus and algorithm for quickly detecting an address match in a deeply pipelined processor design in a manner that may be implemented using a minimum of physical space in the critical area of the processor. The address comparison is split into two parts. The first part is a fast, partial address match comparator system. The second part is a slower, full address match comparator system. If a partial match between a requested address and a registry address is detected, then execution of the program or set of instructions requesting the address is temporarily suspended while a full address match check is performed. If the full address match check results in a full match between the requested address and a registry address, then the program or set of instructions is interrupted and stopped. Otherwise, the program or set of instructions continues execution.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060810&DB=EPODOC&CC=US&NR=2006179258A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060810&DB=EPODOC&CC=US&NR=2006179258A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DOOLEY MILES R</creatorcontrib><creatorcontrib>FROMMER SCOTT B</creatorcontrib><creatorcontrib>LEVENSTEIN SHELDON B</creatorcontrib><creatorcontrib>HRUSECKY DAVID A</creatorcontrib><title>Method for detecting address match in a deeply pipelined processor design</title><description>A method, apparatus and algorithm for quickly detecting an address match in a deeply pipelined processor design in a manner that may be implemented using a minimum of physical space in the critical area of the processor. The address comparison is split into two parts. The first part is a fast, partial address match comparator system. The second part is a slower, full address match comparator system. If a partial match between a requested address and a registry address is detected, then execution of the program or set of instructions requesting the address is temporarily suspended while a full address match check is performed. If the full address match check results in a full match between the requested address and a registry address, then the program or set of instructions is interrupted and stopped. Otherwise, the program or set of instructions continues execution.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD0TS3JyE9RSMsvUkhJLUlNLsnMS1dITEkpSi0uVshNLEnOUMjMU0gESqYW5FQqFGQWpOZk5qWmKBQU5ScD1YD1FWem5_EwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDAzNDc0sjUwtHQ2PiVAEAn3E1lQ</recordid><startdate>20060810</startdate><enddate>20060810</enddate><creator>DOOLEY MILES R</creator><creator>FROMMER SCOTT B</creator><creator>LEVENSTEIN SHELDON B</creator><creator>HRUSECKY DAVID A</creator><scope>EVB</scope></search><sort><creationdate>20060810</creationdate><title>Method for detecting address match in a deeply pipelined processor design</title><author>DOOLEY MILES R ; FROMMER SCOTT B ; LEVENSTEIN SHELDON B ; HRUSECKY DAVID A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2006179258A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>DOOLEY MILES R</creatorcontrib><creatorcontrib>FROMMER SCOTT B</creatorcontrib><creatorcontrib>LEVENSTEIN SHELDON B</creatorcontrib><creatorcontrib>HRUSECKY DAVID A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DOOLEY MILES R</au><au>FROMMER SCOTT B</au><au>LEVENSTEIN SHELDON B</au><au>HRUSECKY DAVID A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for detecting address match in a deeply pipelined processor design</title><date>2006-08-10</date><risdate>2006</risdate><abstract>A method, apparatus and algorithm for quickly detecting an address match in a deeply pipelined processor design in a manner that may be implemented using a minimum of physical space in the critical area of the processor. The address comparison is split into two parts. The first part is a fast, partial address match comparator system. The second part is a slower, full address match comparator system. If a partial match between a requested address and a registry address is detected, then execution of the program or set of instructions requesting the address is temporarily suspended while a full address match check is performed. If the full address match check results in a full match between the requested address and a registry address, then the program or set of instructions is interrupted and stopped. Otherwise, the program or set of instructions continues execution.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2006179258A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Method for detecting address match in a deeply pipelined processor design |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T10%3A14%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DOOLEY%20MILES%20R&rft.date=2006-08-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2006179258A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |