THIN FILM TRANSISTOR TESTER AND CORRESPONDING TEST METHOD

To test electrical characteristics of a Thin Film Transistor (TFT) with a source or drain terminal left open and exposed, using a non-contact current source and protecting the TFTs from adverse effects, such as contamination, destruction, and the like. A tester 100 is provided to test a TFT array su...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: IMURA KENICHI, SAKAGUCHI YOSHITAMI, NAKANO DAIJU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator IMURA KENICHI
SAKAGUCHI YOSHITAMI
NAKANO DAIJU
description To test electrical characteristics of a Thin Film Transistor (TFT) with a source or drain terminal left open and exposed, using a non-contact current source and protecting the TFTs from adverse effects, such as contamination, destruction, and the like. A tester 100 is provided to test a TFT array substrate 14 , the tester including ion flow supply devices 16 and 18 for supplying an ion flow onto the surface of a substrate 14 . Thereon, an array 12 of TFTs is formed, each TFT being connected to an electrode having a source or a drain left open and exposed; a control circuit 24 for supplying an operating voltage to a gate electrode of the TFT to be tested in the array; and a measurement circuit 24 for measuring an operating current via the testing TFT source or drain that remain in a non open state.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2006097745A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2006097745A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2006097745A13</originalsourceid><addsrcrecordid>eNrjZLAM8fD0U3Dz9PFVCAly9Av2DA7xD1IIcQ0OcQ1ScPRzUXD2DwpyDQ7w93Px9HMHSyj4uoZ4-LvwMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjAwMzA0tzcxNTR0Nj4lQBAE_JKgA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>THIN FILM TRANSISTOR TESTER AND CORRESPONDING TEST METHOD</title><source>esp@cenet</source><creator>IMURA KENICHI ; SAKAGUCHI YOSHITAMI ; NAKANO DAIJU</creator><creatorcontrib>IMURA KENICHI ; SAKAGUCHI YOSHITAMI ; NAKANO DAIJU</creatorcontrib><description>To test electrical characteristics of a Thin Film Transistor (TFT) with a source or drain terminal left open and exposed, using a non-contact current source and protecting the TFTs from adverse effects, such as contamination, destruction, and the like. A tester 100 is provided to test a TFT array substrate 14 , the tester including ion flow supply devices 16 and 18 for supplying an ion flow onto the surface of a substrate 14 . Thereon, an array 12 of TFTs is formed, each TFT being connected to an electrode having a source or a drain left open and exposed; a control circuit 24 for supplying an operating voltage to a gate electrode of the TFT to be tested in the array; and a measurement circuit 24 for measuring an operating current via the testing TFT source or drain that remain in a non open state.</description><language>eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060511&amp;DB=EPODOC&amp;CC=US&amp;NR=2006097745A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060511&amp;DB=EPODOC&amp;CC=US&amp;NR=2006097745A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>IMURA KENICHI</creatorcontrib><creatorcontrib>SAKAGUCHI YOSHITAMI</creatorcontrib><creatorcontrib>NAKANO DAIJU</creatorcontrib><title>THIN FILM TRANSISTOR TESTER AND CORRESPONDING TEST METHOD</title><description>To test electrical characteristics of a Thin Film Transistor (TFT) with a source or drain terminal left open and exposed, using a non-contact current source and protecting the TFTs from adverse effects, such as contamination, destruction, and the like. A tester 100 is provided to test a TFT array substrate 14 , the tester including ion flow supply devices 16 and 18 for supplying an ion flow onto the surface of a substrate 14 . Thereon, an array 12 of TFTs is formed, each TFT being connected to an electrode having a source or a drain left open and exposed; a control circuit 24 for supplying an operating voltage to a gate electrode of the TFT to be tested in the array; and a measurement circuit 24 for measuring an operating current via the testing TFT source or drain that remain in a non open state.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAM8fD0U3Dz9PFVCAly9Av2DA7xD1IIcQ0OcQ1ScPRzUXD2DwpyDQ7w93Px9HMHSyj4uoZ4-LvwMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjAwMzA0tzcxNTR0Nj4lQBAE_JKgA</recordid><startdate>20060511</startdate><enddate>20060511</enddate><creator>IMURA KENICHI</creator><creator>SAKAGUCHI YOSHITAMI</creator><creator>NAKANO DAIJU</creator><scope>EVB</scope></search><sort><creationdate>20060511</creationdate><title>THIN FILM TRANSISTOR TESTER AND CORRESPONDING TEST METHOD</title><author>IMURA KENICHI ; SAKAGUCHI YOSHITAMI ; NAKANO DAIJU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2006097745A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>IMURA KENICHI</creatorcontrib><creatorcontrib>SAKAGUCHI YOSHITAMI</creatorcontrib><creatorcontrib>NAKANO DAIJU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>IMURA KENICHI</au><au>SAKAGUCHI YOSHITAMI</au><au>NAKANO DAIJU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>THIN FILM TRANSISTOR TESTER AND CORRESPONDING TEST METHOD</title><date>2006-05-11</date><risdate>2006</risdate><abstract>To test electrical characteristics of a Thin Film Transistor (TFT) with a source or drain terminal left open and exposed, using a non-contact current source and protecting the TFTs from adverse effects, such as contamination, destruction, and the like. A tester 100 is provided to test a TFT array substrate 14 , the tester including ion flow supply devices 16 and 18 for supplying an ion flow onto the surface of a substrate 14 . Thereon, an array 12 of TFTs is formed, each TFT being connected to an electrode having a source or a drain left open and exposed; a control circuit 24 for supplying an operating voltage to a gate electrode of the TFT to be tested in the array; and a measurement circuit 24 for measuring an operating current via the testing TFT source or drain that remain in a non open state.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2006097745A1
source esp@cenet
subjects MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title THIN FILM TRANSISTOR TESTER AND CORRESPONDING TEST METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T20%3A06%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=IMURA%20KENICHI&rft.date=2006-05-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2006097745A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true