Self-aligned planar double-gate process by self-aligned oxidation

A double-gate transistor has front (upper) and back gates aligned laterally by a process of forming symmetric sidewalls in proximity to the front gate and then oxidizing the back gate electrode at a temperature of at least 1000 degrees for a time sufficient to relieve stress in the structure, the ox...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: JONES ERIN CATHERINE, DOKUMACI OMER H, GUARINI KATHRYN W, DORIS BRUCE B, IEONG MEIKEI, HEGDE SURYANARAYAN G
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!