FILLING HIGH ASPECT RATIO ISOLATION STRUCTURES WITH POLYSILAZANE BASED MATERIAL
Isolation trenches and capacitor trenches containing vertical FETs (or any prior levels p-n junctions or dissimilar material interfaces) having an aspect ratio up to 60 are filled with a process comprising: applying a spin-on material based on silazane and having a low molecular weight; pre-baking t...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | ECONOMIKOS LAERTIS DIVAKARUNI RAMA JAMMY RAJARAO SHAFER PADRAIC C BELYANSKY MICHAEL P SETTLEMYER KENNETH T |
| description | Isolation trenches and capacitor trenches containing vertical FETs (or any prior levels p-n junctions or dissimilar material interfaces) having an aspect ratio up to 60 are filled with a process comprising: applying a spin-on material based on silazane and having a low molecular weight; pre-baking the applied material in an oxygen ambient at a temperature below about 450 deg C.; converting the stress in the material by heating at an intermediate temperature between 450 deg C. and 800 deg C. in an H2O ambient; and heating again at an elevated temperature in an O2 ambient, resulting in a material that is stable up to 1000 deg C., has a compressive stress that may be tuned by variation of the process parameters, has an etch rate comparable to oxide dielectric formed by HDP techniques, and is durable enough to withstand CMP polishing. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2004248374A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2004248374A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2004248374A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQgOEuDqK-w4GzUNuArmdMm4OYlNwF0aUUiZNoob4_IvgATv83_PMiNOQc-RYstRaQO6MFIgoFIA7uCw8sMWlJ0TCcSSx0wV2YHF7RGzggmyOcUEwkdMtidh8eU179uijWjRFtN3l89Xkah1t-5nefuCpLVal9vVO4rf-7PihjMA0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FILLING HIGH ASPECT RATIO ISOLATION STRUCTURES WITH POLYSILAZANE BASED MATERIAL</title><source>esp@cenet</source><creator>ECONOMIKOS LAERTIS ; DIVAKARUNI RAMA ; JAMMY RAJARAO ; SHAFER PADRAIC C ; BELYANSKY MICHAEL P ; SETTLEMYER KENNETH T</creator><creatorcontrib>ECONOMIKOS LAERTIS ; DIVAKARUNI RAMA ; JAMMY RAJARAO ; SHAFER PADRAIC C ; BELYANSKY MICHAEL P ; SETTLEMYER KENNETH T</creatorcontrib><description>Isolation trenches and capacitor trenches containing vertical FETs (or any prior levels p-n junctions or dissimilar material interfaces) having an aspect ratio up to 60 are filled with a process comprising: applying a spin-on material based on silazane and having a low molecular weight; pre-baking the applied material in an oxygen ambient at a temperature below about 450 deg C.; converting the stress in the material by heating at an intermediate temperature between 450 deg C. and 800 deg C. in an H2O ambient; and heating again at an elevated temperature in an O2 ambient, resulting in a material that is stable up to 1000 deg C., has a compressive stress that may be tuned by variation of the process parameters, has an etch rate comparable to oxide dielectric formed by HDP techniques, and is durable enough to withstand CMP polishing.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041209&DB=EPODOC&CC=US&NR=2004248374A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041209&DB=EPODOC&CC=US&NR=2004248374A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ECONOMIKOS LAERTIS</creatorcontrib><creatorcontrib>DIVAKARUNI RAMA</creatorcontrib><creatorcontrib>JAMMY RAJARAO</creatorcontrib><creatorcontrib>SHAFER PADRAIC C</creatorcontrib><creatorcontrib>BELYANSKY MICHAEL P</creatorcontrib><creatorcontrib>SETTLEMYER KENNETH T</creatorcontrib><title>FILLING HIGH ASPECT RATIO ISOLATION STRUCTURES WITH POLYSILAZANE BASED MATERIAL</title><description>Isolation trenches and capacitor trenches containing vertical FETs (or any prior levels p-n junctions or dissimilar material interfaces) having an aspect ratio up to 60 are filled with a process comprising: applying a spin-on material based on silazane and having a low molecular weight; pre-baking the applied material in an oxygen ambient at a temperature below about 450 deg C.; converting the stress in the material by heating at an intermediate temperature between 450 deg C. and 800 deg C. in an H2O ambient; and heating again at an elevated temperature in an O2 ambient, resulting in a material that is stable up to 1000 deg C., has a compressive stress that may be tuned by variation of the process parameters, has an etch rate comparable to oxide dielectric formed by HDP techniques, and is durable enough to withstand CMP polishing.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQgOEuDqK-w4GzUNuArmdMm4OYlNwF0aUUiZNoob4_IvgATv83_PMiNOQc-RYstRaQO6MFIgoFIA7uCw8sMWlJ0TCcSSx0wV2YHF7RGzggmyOcUEwkdMtidh8eU179uijWjRFtN3l89Xkah1t-5nefuCpLVal9vVO4rf-7PihjMA0</recordid><startdate>20041209</startdate><enddate>20041209</enddate><creator>ECONOMIKOS LAERTIS</creator><creator>DIVAKARUNI RAMA</creator><creator>JAMMY RAJARAO</creator><creator>SHAFER PADRAIC C</creator><creator>BELYANSKY MICHAEL P</creator><creator>SETTLEMYER KENNETH T</creator><scope>EVB</scope></search><sort><creationdate>20041209</creationdate><title>FILLING HIGH ASPECT RATIO ISOLATION STRUCTURES WITH POLYSILAZANE BASED MATERIAL</title><author>ECONOMIKOS LAERTIS ; DIVAKARUNI RAMA ; JAMMY RAJARAO ; SHAFER PADRAIC C ; BELYANSKY MICHAEL P ; SETTLEMYER KENNETH T</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2004248374A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ECONOMIKOS LAERTIS</creatorcontrib><creatorcontrib>DIVAKARUNI RAMA</creatorcontrib><creatorcontrib>JAMMY RAJARAO</creatorcontrib><creatorcontrib>SHAFER PADRAIC C</creatorcontrib><creatorcontrib>BELYANSKY MICHAEL P</creatorcontrib><creatorcontrib>SETTLEMYER KENNETH T</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ECONOMIKOS LAERTIS</au><au>DIVAKARUNI RAMA</au><au>JAMMY RAJARAO</au><au>SHAFER PADRAIC C</au><au>BELYANSKY MICHAEL P</au><au>SETTLEMYER KENNETH T</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FILLING HIGH ASPECT RATIO ISOLATION STRUCTURES WITH POLYSILAZANE BASED MATERIAL</title><date>2004-12-09</date><risdate>2004</risdate><abstract>Isolation trenches and capacitor trenches containing vertical FETs (or any prior levels p-n junctions or dissimilar material interfaces) having an aspect ratio up to 60 are filled with a process comprising: applying a spin-on material based on silazane and having a low molecular weight; pre-baking the applied material in an oxygen ambient at a temperature below about 450 deg C.; converting the stress in the material by heating at an intermediate temperature between 450 deg C. and 800 deg C. in an H2O ambient; and heating again at an elevated temperature in an O2 ambient, resulting in a material that is stable up to 1000 deg C., has a compressive stress that may be tuned by variation of the process parameters, has an etch rate comparable to oxide dielectric formed by HDP techniques, and is durable enough to withstand CMP polishing.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2004248374A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | FILLING HIGH ASPECT RATIO ISOLATION STRUCTURES WITH POLYSILAZANE BASED MATERIAL |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-30T17%3A14%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ECONOMIKOS%20LAERTIS&rft.date=2004-12-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2004248374A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |