Economical method of manufacturing features in a ceramic circuit board
This invention is a method of forming features, such as counter-bore holes in a circuit board assembly. A first and second substrate are processed and counter-bore holes are formed in the first substrate. After the holes are formed, sealing glass is deposited on the bottom side of the first substrat...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | MITCHELL GREG MILANO VINCENT J |
| description | This invention is a method of forming features, such as counter-bore holes in a circuit board assembly. A first and second substrate are processed and counter-bore holes are formed in the first substrate. After the holes are formed, sealing glass is deposited on the bottom side of the first substrate and the top side of the second substrate and is sintered on the bottom side of the first substrate and the top side of the second substrate. After sintering, the bottom side of the first substrate is fixtured to the top side of the second substrate and the first and second substrate are refired, causing the sealing glass to reflow and fuse the bottom side of the first substrate to the top side of the second substrate. Finally, the first and second substrate are cooled. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2004238099A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2004238099A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2004238099A13</originalsourceid><addsrcrecordid>eNqNyj0OwjAMQOEsDAi4gyXmSqFloCOqWrEDc2VcByw1cZWf-9OBAzC9N3xbM_SkQb0QzuA5f3QCdeAxFIeUS5TwBse4HieQAAjEEVcPJJGKZHgpxmlvNg7nxIdfd-Y49I_uVvGiI6cFiQPn8XmvrT3XzcW27fXU_Ke--H00dQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Economical method of manufacturing features in a ceramic circuit board</title><source>esp@cenet</source><creator>MITCHELL GREG ; MILANO VINCENT J</creator><creatorcontrib>MITCHELL GREG ; MILANO VINCENT J</creatorcontrib><description>This invention is a method of forming features, such as counter-bore holes in a circuit board assembly. A first and second substrate are processed and counter-bore holes are formed in the first substrate. After the holes are formed, sealing glass is deposited on the bottom side of the first substrate and the top side of the second substrate and is sintered on the bottom side of the first substrate and the top side of the second substrate. After sintering, the bottom side of the first substrate is fixtured to the top side of the second substrate and the first and second substrate are refired, causing the sealing glass to reflow and fuse the bottom side of the first substrate to the top side of the second substrate. Finally, the first and second substrate are cooled.</description><edition>7</edition><language>eng</language><subject>ARTIFICIAL STONE ; BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; CEMENTS ; CERAMICS ; CHEMISTRY ; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDINGMATERIALS ; CONCRETE ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; LIME, MAGNESIA ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; METALLURGY ; PRINTED CIRCUITS ; REFRACTORIES ; SEMICONDUCTOR DEVICES ; SLAG ; TREATMENT OF NATURAL STONE</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041202&DB=EPODOC&CC=US&NR=2004238099A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041202&DB=EPODOC&CC=US&NR=2004238099A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MITCHELL GREG</creatorcontrib><creatorcontrib>MILANO VINCENT J</creatorcontrib><title>Economical method of manufacturing features in a ceramic circuit board</title><description>This invention is a method of forming features, such as counter-bore holes in a circuit board assembly. A first and second substrate are processed and counter-bore holes are formed in the first substrate. After the holes are formed, sealing glass is deposited on the bottom side of the first substrate and the top side of the second substrate and is sintered on the bottom side of the first substrate and the top side of the second substrate. After sintering, the bottom side of the first substrate is fixtured to the top side of the second substrate and the first and second substrate are refired, causing the sealing glass to reflow and fuse the bottom side of the first substrate to the top side of the second substrate. Finally, the first and second substrate are cooled.</description><subject>ARTIFICIAL STONE</subject><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>CEMENTS</subject><subject>CERAMICS</subject><subject>CHEMISTRY</subject><subject>COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDINGMATERIALS</subject><subject>CONCRETE</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>LIME, MAGNESIA</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>METALLURGY</subject><subject>PRINTED CIRCUITS</subject><subject>REFRACTORIES</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>SLAG</subject><subject>TREATMENT OF NATURAL STONE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyj0OwjAMQOEsDAi4gyXmSqFloCOqWrEDc2VcByw1cZWf-9OBAzC9N3xbM_SkQb0QzuA5f3QCdeAxFIeUS5TwBse4HieQAAjEEVcPJJGKZHgpxmlvNg7nxIdfd-Y49I_uVvGiI6cFiQPn8XmvrT3XzcW27fXU_Ke--H00dQ</recordid><startdate>20041202</startdate><enddate>20041202</enddate><creator>MITCHELL GREG</creator><creator>MILANO VINCENT J</creator><scope>EVB</scope></search><sort><creationdate>20041202</creationdate><title>Economical method of manufacturing features in a ceramic circuit board</title><author>MITCHELL GREG ; MILANO VINCENT J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2004238099A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>ARTIFICIAL STONE</topic><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>CEMENTS</topic><topic>CERAMICS</topic><topic>CHEMISTRY</topic><topic>COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDINGMATERIALS</topic><topic>CONCRETE</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>LIME, MAGNESIA</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>METALLURGY</topic><topic>PRINTED CIRCUITS</topic><topic>REFRACTORIES</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>SLAG</topic><topic>TREATMENT OF NATURAL STONE</topic><toplevel>online_resources</toplevel><creatorcontrib>MITCHELL GREG</creatorcontrib><creatorcontrib>MILANO VINCENT J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MITCHELL GREG</au><au>MILANO VINCENT J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Economical method of manufacturing features in a ceramic circuit board</title><date>2004-12-02</date><risdate>2004</risdate><abstract>This invention is a method of forming features, such as counter-bore holes in a circuit board assembly. A first and second substrate are processed and counter-bore holes are formed in the first substrate. After the holes are formed, sealing glass is deposited on the bottom side of the first substrate and the top side of the second substrate and is sintered on the bottom side of the first substrate and the top side of the second substrate. After sintering, the bottom side of the first substrate is fixtured to the top side of the second substrate and the first and second substrate are refired, causing the sealing glass to reflow and fuse the bottom side of the first substrate to the top side of the second substrate. Finally, the first and second substrate are cooled.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2004238099A1 |
| source | esp@cenet |
| subjects | ARTIFICIAL STONE BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS CEMENTS CERAMICS CHEMISTRY COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDINGMATERIALS CONCRETE ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY LIME, MAGNESIA MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS METALLURGY PRINTED CIRCUITS REFRACTORIES SEMICONDUCTOR DEVICES SLAG TREATMENT OF NATURAL STONE |
| title | Economical method of manufacturing features in a ceramic circuit board |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T20%3A59%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MITCHELL%20GREG&rft.date=2004-12-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2004238099A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |