System and method for assigning tags to control instruction processing in a superscalar processor

A tag monitoring system for assigning tags to instructions. A source supplies instructions to be executed by a functional unit. A register file stores information required for the execution of each instruction. A queue having a plurality of slots containing tags which are used for tagging the instru...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: DEOSARAN TREVOR A, GARG SANJIV, IADONATO KEVIN R
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator DEOSARAN TREVOR A
GARG SANJIV
IADONATO KEVIN R
description A tag monitoring system for assigning tags to instructions. A source supplies instructions to be executed by a functional unit. A register file stores information required for the execution of each instruction. A queue having a plurality of slots containing tags which are used for tagging the instructions. The tags are arranged in the queue in an order specified by the program order of their corresponding instructions. A control unit monitors the completion of executed instructions and advances the tags in the queue upon completion of an executed instruction. The register file stores an instruction's information at a location in the register file defined by the tag assigned to that instruction. The register file also contains a plurality of read address enable ports and corresponding read output ports. Each of the slots from the queue is coupled to a corresponding one of the read address enable ports. Thus, the information for each instruction can be read out of the register file in program order.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2004199746A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2004199746A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2004199746A13</originalsourceid><addsrcrecordid>eNqNyrEKwlAMQNEuDqL-Q8BZaLUoHUUU9-pcwmtaH7TJI0kH_94Oujvd4Z5lhvXbnEZAbmEkf0kLnSigWew5cg-OvYELBGFXGSCyuU7BozAklUCznFlkQLApkVrAAfX3RNfZosPBaPPtKtvero_LfUdJGrKEgZi8edb7PC-LqjqVx3Nx-E99AGCIP4I</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for assigning tags to control instruction processing in a superscalar processor</title><source>esp@cenet</source><creator>DEOSARAN TREVOR A ; GARG SANJIV ; IADONATO KEVIN R</creator><creatorcontrib>DEOSARAN TREVOR A ; GARG SANJIV ; IADONATO KEVIN R</creatorcontrib><description>A tag monitoring system for assigning tags to instructions. A source supplies instructions to be executed by a functional unit. A register file stores information required for the execution of each instruction. A queue having a plurality of slots containing tags which are used for tagging the instructions. The tags are arranged in the queue in an order specified by the program order of their corresponding instructions. A control unit monitors the completion of executed instructions and advances the tags in the queue upon completion of an executed instruction. The register file stores an instruction's information at a location in the register file defined by the tag assigned to that instruction. The register file also contains a plurality of read address enable ports and corresponding read output ports. Each of the slots from the queue is coupled to a corresponding one of the read address enable ports. Thus, the information for each instruction can be read out of the register file in program order.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20041007&amp;DB=EPODOC&amp;CC=US&amp;NR=2004199746A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20041007&amp;DB=EPODOC&amp;CC=US&amp;NR=2004199746A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DEOSARAN TREVOR A</creatorcontrib><creatorcontrib>GARG SANJIV</creatorcontrib><creatorcontrib>IADONATO KEVIN R</creatorcontrib><title>System and method for assigning tags to control instruction processing in a superscalar processor</title><description>A tag monitoring system for assigning tags to instructions. A source supplies instructions to be executed by a functional unit. A register file stores information required for the execution of each instruction. A queue having a plurality of slots containing tags which are used for tagging the instructions. The tags are arranged in the queue in an order specified by the program order of their corresponding instructions. A control unit monitors the completion of executed instructions and advances the tags in the queue upon completion of an executed instruction. The register file stores an instruction's information at a location in the register file defined by the tag assigned to that instruction. The register file also contains a plurality of read address enable ports and corresponding read output ports. Each of the slots from the queue is coupled to a corresponding one of the read address enable ports. Thus, the information for each instruction can be read out of the register file in program order.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwlAMQNEuDqL-Q8BZaLUoHUUU9-pcwmtaH7TJI0kH_94Oujvd4Z5lhvXbnEZAbmEkf0kLnSigWew5cg-OvYELBGFXGSCyuU7BozAklUCznFlkQLApkVrAAfX3RNfZosPBaPPtKtvero_LfUdJGrKEgZi8edb7PC-LqjqVx3Nx-E99AGCIP4I</recordid><startdate>20041007</startdate><enddate>20041007</enddate><creator>DEOSARAN TREVOR A</creator><creator>GARG SANJIV</creator><creator>IADONATO KEVIN R</creator><scope>EVB</scope></search><sort><creationdate>20041007</creationdate><title>System and method for assigning tags to control instruction processing in a superscalar processor</title><author>DEOSARAN TREVOR A ; GARG SANJIV ; IADONATO KEVIN R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2004199746A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>DEOSARAN TREVOR A</creatorcontrib><creatorcontrib>GARG SANJIV</creatorcontrib><creatorcontrib>IADONATO KEVIN R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DEOSARAN TREVOR A</au><au>GARG SANJIV</au><au>IADONATO KEVIN R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for assigning tags to control instruction processing in a superscalar processor</title><date>2004-10-07</date><risdate>2004</risdate><abstract>A tag monitoring system for assigning tags to instructions. A source supplies instructions to be executed by a functional unit. A register file stores information required for the execution of each instruction. A queue having a plurality of slots containing tags which are used for tagging the instructions. The tags are arranged in the queue in an order specified by the program order of their corresponding instructions. A control unit monitors the completion of executed instructions and advances the tags in the queue upon completion of an executed instruction. The register file stores an instruction's information at a location in the register file defined by the tag assigned to that instruction. The register file also contains a plurality of read address enable ports and corresponding read output ports. Each of the slots from the queue is coupled to a corresponding one of the read address enable ports. Thus, the information for each instruction can be read out of the register file in program order.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2004199746A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title System and method for assigning tags to control instruction processing in a superscalar processor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T22%3A57%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DEOSARAN%20TREVOR%20A&rft.date=2004-10-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2004199746A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true