Two signal one power plane circuit board
A method of forming a printed circuit board with a metal power plane layer between two photoimageable dielectric layers is provided. Photoformed metal filled vias and plated through holes are in the photopatternable material, and signal circuitry is on the surfaces of each of the dielectric material...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | JIMAREZ MIGUEL A MEMIS IRV PERRINO MARYBETH WILSON WILLIAM E PAOLETTI JIM P FALLON KENNETH LAUFFER JOHN M WELSH JOHN A MAGNUSON ROY H MARKOVICH VOYA R KEESLER ROSS W |
| description | A method of forming a printed circuit board with a metal power plane layer between two photoimageable dielectric layers is provided. Photoformed metal filled vias and plated through holes are in the photopatternable material, and signal circuitry is on the surfaces of each of the dielectric materials connected to the vias and plated through holes. A border may be around the board including a metal layer terminating in from the edge of one of the dielectric layers. Copper foil with clearance holes is provided. First and second layers of photoimageable curable dielectric material are on opposite sides of the copper. Patterns are developed on the first and second layers of the photoimageable material to reveal the metal layer through vias. Through holes are developed where holes were patterned in both dielectric layers. The surfaces of the photoimageable material, vias and through holes are metallized by copper plating, preferably using photoresist. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2004134685A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2004134685A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2004134685A13</originalsourceid><addsrcrecordid>eNrjZNAIKc9XKM5Mz0vMUcjPS1UoyC9PLVIoyEkEspMzi5JLM0sUkvITi1J4GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgYGJobGJmYWpo6ExcaoAUSEo9w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Two signal one power plane circuit board</title><source>esp@cenet</source><creator>JIMAREZ MIGUEL A ; MEMIS IRV ; PERRINO MARYBETH ; WILSON WILLIAM E ; PAOLETTI JIM P ; FALLON KENNETH ; LAUFFER JOHN M ; WELSH JOHN A ; MAGNUSON ROY H ; MARKOVICH VOYA R ; KEESLER ROSS W</creator><creatorcontrib>JIMAREZ MIGUEL A ; MEMIS IRV ; PERRINO MARYBETH ; WILSON WILLIAM E ; PAOLETTI JIM P ; FALLON KENNETH ; LAUFFER JOHN M ; WELSH JOHN A ; MAGNUSON ROY H ; MARKOVICH VOYA R ; KEESLER ROSS W</creatorcontrib><description>A method of forming a printed circuit board with a metal power plane layer between two photoimageable dielectric layers is provided. Photoformed metal filled vias and plated through holes are in the photopatternable material, and signal circuitry is on the surfaces of each of the dielectric materials connected to the vias and plated through holes. A border may be around the board including a metal layer terminating in from the edge of one of the dielectric layers. Copper foil with clearance holes is provided. First and second layers of photoimageable curable dielectric material are on opposite sides of the copper. Patterns are developed on the first and second layers of the photoimageable material to reveal the metal layer through vias. Through holes are developed where holes were patterned in both dielectric layers. The surfaces of the photoimageable material, vias and through holes are metallized by copper plating, preferably using photoresist.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040715&DB=EPODOC&CC=US&NR=2004134685A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040715&DB=EPODOC&CC=US&NR=2004134685A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JIMAREZ MIGUEL A</creatorcontrib><creatorcontrib>MEMIS IRV</creatorcontrib><creatorcontrib>PERRINO MARYBETH</creatorcontrib><creatorcontrib>WILSON WILLIAM E</creatorcontrib><creatorcontrib>PAOLETTI JIM P</creatorcontrib><creatorcontrib>FALLON KENNETH</creatorcontrib><creatorcontrib>LAUFFER JOHN M</creatorcontrib><creatorcontrib>WELSH JOHN A</creatorcontrib><creatorcontrib>MAGNUSON ROY H</creatorcontrib><creatorcontrib>MARKOVICH VOYA R</creatorcontrib><creatorcontrib>KEESLER ROSS W</creatorcontrib><title>Two signal one power plane circuit board</title><description>A method of forming a printed circuit board with a metal power plane layer between two photoimageable dielectric layers is provided. Photoformed metal filled vias and plated through holes are in the photopatternable material, and signal circuitry is on the surfaces of each of the dielectric materials connected to the vias and plated through holes. A border may be around the board including a metal layer terminating in from the edge of one of the dielectric layers. Copper foil with clearance holes is provided. First and second layers of photoimageable curable dielectric material are on opposite sides of the copper. Patterns are developed on the first and second layers of the photoimageable material to reveal the metal layer through vias. Through holes are developed where holes were patterned in both dielectric layers. The surfaces of the photoimageable material, vias and through holes are metallized by copper plating, preferably using photoresist.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAIKc9XKM5Mz0vMUcjPS1UoyC9PLVIoyEkEspMzi5JLM0sUkvITi1J4GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgYGJobGJmYWpo6ExcaoAUSEo9w</recordid><startdate>20040715</startdate><enddate>20040715</enddate><creator>JIMAREZ MIGUEL A</creator><creator>MEMIS IRV</creator><creator>PERRINO MARYBETH</creator><creator>WILSON WILLIAM E</creator><creator>PAOLETTI JIM P</creator><creator>FALLON KENNETH</creator><creator>LAUFFER JOHN M</creator><creator>WELSH JOHN A</creator><creator>MAGNUSON ROY H</creator><creator>MARKOVICH VOYA R</creator><creator>KEESLER ROSS W</creator><scope>EVB</scope></search><sort><creationdate>20040715</creationdate><title>Two signal one power plane circuit board</title><author>JIMAREZ MIGUEL A ; MEMIS IRV ; PERRINO MARYBETH ; WILSON WILLIAM E ; PAOLETTI JIM P ; FALLON KENNETH ; LAUFFER JOHN M ; WELSH JOHN A ; MAGNUSON ROY H ; MARKOVICH VOYA R ; KEESLER ROSS W</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2004134685A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>JIMAREZ MIGUEL A</creatorcontrib><creatorcontrib>MEMIS IRV</creatorcontrib><creatorcontrib>PERRINO MARYBETH</creatorcontrib><creatorcontrib>WILSON WILLIAM E</creatorcontrib><creatorcontrib>PAOLETTI JIM P</creatorcontrib><creatorcontrib>FALLON KENNETH</creatorcontrib><creatorcontrib>LAUFFER JOHN M</creatorcontrib><creatorcontrib>WELSH JOHN A</creatorcontrib><creatorcontrib>MAGNUSON ROY H</creatorcontrib><creatorcontrib>MARKOVICH VOYA R</creatorcontrib><creatorcontrib>KEESLER ROSS W</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JIMAREZ MIGUEL A</au><au>MEMIS IRV</au><au>PERRINO MARYBETH</au><au>WILSON WILLIAM E</au><au>PAOLETTI JIM P</au><au>FALLON KENNETH</au><au>LAUFFER JOHN M</au><au>WELSH JOHN A</au><au>MAGNUSON ROY H</au><au>MARKOVICH VOYA R</au><au>KEESLER ROSS W</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Two signal one power plane circuit board</title><date>2004-07-15</date><risdate>2004</risdate><abstract>A method of forming a printed circuit board with a metal power plane layer between two photoimageable dielectric layers is provided. Photoformed metal filled vias and plated through holes are in the photopatternable material, and signal circuitry is on the surfaces of each of the dielectric materials connected to the vias and plated through holes. A border may be around the board including a metal layer terminating in from the edge of one of the dielectric layers. Copper foil with clearance holes is provided. First and second layers of photoimageable curable dielectric material are on opposite sides of the copper. Patterns are developed on the first and second layers of the photoimageable material to reveal the metal layer through vias. Through holes are developed where holes were patterned in both dielectric layers. The surfaces of the photoimageable material, vias and through holes are metallized by copper plating, preferably using photoresist.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2004134685A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS SEMICONDUCTOR DEVICES |
| title | Two signal one power plane circuit board |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T22%3A47%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JIMAREZ%20MIGUEL%20A&rft.date=2004-07-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2004134685A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |