Integrated thin film capacitor/inductor/interconnect system and method
A system and method for the fabrication of high reliability capacitors (1011), inductors (1012), and multi-layer interconnects (1013) (including resistors (1014)) on various thin film hybrid substrate surfaces (0501) is disclosed. The disclosed method first employs a thin metal layer (0502) deposite...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | CASPER MICHAEL D MRAZ WILLIAM B |
| description | A system and method for the fabrication of high reliability capacitors (1011), inductors (1012), and multi-layer interconnects (1013) (including resistors (1014)) on various thin film hybrid substrate surfaces (0501) is disclosed. The disclosed method first employs a thin metal layer (0502) deposited and patterned on the substrate (0501). This thin patterned layer (0502) is used to provide both lower electrodes for capacitor structures (0603) and interconnects (0604) between upper electrode components. Next, a dielectric layer (0705) is deposited over the thin patterned layer (0502) and the dielectric layer (0705) is patterned to open contact holes (0806) to the thin patterned layer. The upper electrode layers (0907, 0908, 1009, 1010) are then deposited and patterned on top of the dielectric (0705). |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2004081811A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2004081811A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2004081811A13</originalsourceid><addsrcrecordid>eNrjZHDzzCtJTS9KLElNUSjJyMxTSMvMyVVITixITM4syS_Sz8xLKU2GMEpSi5Lz8_JSk0sUiiuLS1JzFRLzUhRyU0sy8lN4GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqMdC01LzUkvjQYCMDAxMDC0MLQ0NHQ2PiVAEASsk1Fg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated thin film capacitor/inductor/interconnect system and method</title><source>esp@cenet</source><creator>CASPER MICHAEL D ; MRAZ WILLIAM B</creator><creatorcontrib>CASPER MICHAEL D ; MRAZ WILLIAM B</creatorcontrib><description>A system and method for the fabrication of high reliability capacitors (1011), inductors (1012), and multi-layer interconnects (1013) (including resistors (1014)) on various thin film hybrid substrate surfaces (0501) is disclosed. The disclosed method first employs a thin metal layer (0502) deposited and patterned on the substrate (0501). This thin patterned layer (0502) is used to provide both lower electrodes for capacitor structures (0603) and interconnects (0604) between upper electrode components. Next, a dielectric layer (0705) is deposited over the thin patterned layer (0502) and the dielectric layer (0705) is patterned to open contact holes (0806) to the thin patterned layer. The upper electrode layers (0907, 0908, 1009, 1010) are then deposited and patterned on top of the dielectric (0705).</description><edition>7</edition><language>eng</language><subject>APPLYING LIQUIDS OR OTHER FLUENT MATERIALS TO SURFACES, IN GENERAL ; BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC INCANDESCENT LAMPS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; LAYERED PRODUCTS ; LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PERFORMING OPERATIONS ; PRINTED CIRCUITS ; PROCESSES FOR APPLYING LIQUIDS OR OTHER FLUENT MATERIALS TOSURFACES, IN GENERAL ; SEMICONDUCTOR DEVICES ; SPRAYING OR ATOMISING IN GENERAL ; TRANSPORTING</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040429&DB=EPODOC&CC=US&NR=2004081811A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040429&DB=EPODOC&CC=US&NR=2004081811A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CASPER MICHAEL D</creatorcontrib><creatorcontrib>MRAZ WILLIAM B</creatorcontrib><title>Integrated thin film capacitor/inductor/interconnect system and method</title><description>A system and method for the fabrication of high reliability capacitors (1011), inductors (1012), and multi-layer interconnects (1013) (including resistors (1014)) on various thin film hybrid substrate surfaces (0501) is disclosed. The disclosed method first employs a thin metal layer (0502) deposited and patterned on the substrate (0501). This thin patterned layer (0502) is used to provide both lower electrodes for capacitor structures (0603) and interconnects (0604) between upper electrode components. Next, a dielectric layer (0705) is deposited over the thin patterned layer (0502) and the dielectric layer (0705) is patterned to open contact holes (0806) to the thin patterned layer. The upper electrode layers (0907, 0908, 1009, 1010) are then deposited and patterned on top of the dielectric (0705).</description><subject>APPLYING LIQUIDS OR OTHER FLUENT MATERIALS TO SURFACES, IN GENERAL</subject><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC INCANDESCENT LAMPS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>LAYERED PRODUCTS</subject><subject>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PERFORMING OPERATIONS</subject><subject>PRINTED CIRCUITS</subject><subject>PROCESSES FOR APPLYING LIQUIDS OR OTHER FLUENT MATERIALS TOSURFACES, IN GENERAL</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>SPRAYING OR ATOMISING IN GENERAL</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDzzCtJTS9KLElNUSjJyMxTSMvMyVVITixITM4syS_Sz8xLKU2GMEpSi5Lz8_JSk0sUiiuLS1JzFRLzUhRyU0sy8lN4GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqMdC01LzUkvjQYCMDAxMDC0MLQ0NHQ2PiVAEASsk1Fg</recordid><startdate>20040429</startdate><enddate>20040429</enddate><creator>CASPER MICHAEL D</creator><creator>MRAZ WILLIAM B</creator><scope>EVB</scope></search><sort><creationdate>20040429</creationdate><title>Integrated thin film capacitor/inductor/interconnect system and method</title><author>CASPER MICHAEL D ; MRAZ WILLIAM B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2004081811A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>APPLYING LIQUIDS OR OTHER FLUENT MATERIALS TO SURFACES, IN GENERAL</topic><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC INCANDESCENT LAMPS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>LAYERED PRODUCTS</topic><topic>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PERFORMING OPERATIONS</topic><topic>PRINTED CIRCUITS</topic><topic>PROCESSES FOR APPLYING LIQUIDS OR OTHER FLUENT MATERIALS TOSURFACES, IN GENERAL</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>SPRAYING OR ATOMISING IN GENERAL</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>CASPER MICHAEL D</creatorcontrib><creatorcontrib>MRAZ WILLIAM B</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CASPER MICHAEL D</au><au>MRAZ WILLIAM B</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated thin film capacitor/inductor/interconnect system and method</title><date>2004-04-29</date><risdate>2004</risdate><abstract>A system and method for the fabrication of high reliability capacitors (1011), inductors (1012), and multi-layer interconnects (1013) (including resistors (1014)) on various thin film hybrid substrate surfaces (0501) is disclosed. The disclosed method first employs a thin metal layer (0502) deposited and patterned on the substrate (0501). This thin patterned layer (0502) is used to provide both lower electrodes for capacitor structures (0603) and interconnects (0604) between upper electrode components. Next, a dielectric layer (0705) is deposited over the thin patterned layer (0502) and the dielectric layer (0705) is patterned to open contact holes (0806) to the thin patterned layer. The upper electrode layers (0907, 0908, 1009, 1010) are then deposited and patterned on top of the dielectric (0705).</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2004081811A1 |
| source | esp@cenet |
| subjects | APPLYING LIQUIDS OR OTHER FLUENT MATERIALS TO SURFACES, IN GENERAL BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC INCANDESCENT LAMPS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY LAYERED PRODUCTS LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PERFORMING OPERATIONS PRINTED CIRCUITS PROCESSES FOR APPLYING LIQUIDS OR OTHER FLUENT MATERIALS TOSURFACES, IN GENERAL SEMICONDUCTOR DEVICES SPRAYING OR ATOMISING IN GENERAL TRANSPORTING |
| title | Integrated thin film capacitor/inductor/interconnect system and method |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-30T13%3A23%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CASPER%20MICHAEL%20D&rft.date=2004-04-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2004081811A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |