Method for forming an electrical interconnection providing improved surface morphology of tungsten
In a fabrication method for forming an electrical interconnection of CVD tungsten film, a contact hole is formed in a dielectric layer. A lower conductive layer is formed in the contact hole and over the dielectric layer. A portion of the lower conductive layer is removed. As a result, the dielectri...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KOO KYUNG-BUM |
| description | In a fabrication method for forming an electrical interconnection of CVD tungsten film, a contact hole is formed in a dielectric layer. A lower conductive layer is formed in the contact hole and over the dielectric layer. A portion of the lower conductive layer is removed. As a result, the dielectric layer is exposed. An upper conductive layer is formed over the lower conductive layer and over the dielectric layer. The lower conductive layer has a rough surface and the upper conductive layer has a smooth surface. In this manner, following patterning of conductive stripes over the conductive layer, residue is mitigated, and thus, inadvertent interconnection of neighboring stripes is eliminated. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2003232496A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2003232496A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2003232496A13</originalsourceid><addsrcrecordid>eNqNi7EKAjEQRK-xEPUfFqyFMxHBUkSxsVLrIyabXCDZDUlO8O-9Az_AYpjh8WbevG5YezZgOU-JnhwoAgyoa_ZaBfBUMWsmGolngpT57c3k-ThtNFCGbJVGiJxTz4HdB9hCHciVirRsZlaFgqtfL5r15fw4XTeYuMOSxidh7Z530bZSSLE77I9b-Z_1BdrhQCw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for forming an electrical interconnection providing improved surface morphology of tungsten</title><source>esp@cenet</source><creator>KOO KYUNG-BUM</creator><creatorcontrib>KOO KYUNG-BUM</creatorcontrib><description>In a fabrication method for forming an electrical interconnection of CVD tungsten film, a contact hole is formed in a dielectric layer. A lower conductive layer is formed in the contact hole and over the dielectric layer. A portion of the lower conductive layer is removed. As a result, the dielectric layer is exposed. An upper conductive layer is formed over the lower conductive layer and over the dielectric layer. The lower conductive layer has a rough surface and the upper conductive layer has a smooth surface. In this manner, following patterning of conductive stripes over the conductive layer, residue is mitigated, and thus, inadvertent interconnection of neighboring stripes is eliminated.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20031218&DB=EPODOC&CC=US&NR=2003232496A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20031218&DB=EPODOC&CC=US&NR=2003232496A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KOO KYUNG-BUM</creatorcontrib><title>Method for forming an electrical interconnection providing improved surface morphology of tungsten</title><description>In a fabrication method for forming an electrical interconnection of CVD tungsten film, a contact hole is formed in a dielectric layer. A lower conductive layer is formed in the contact hole and over the dielectric layer. A portion of the lower conductive layer is removed. As a result, the dielectric layer is exposed. An upper conductive layer is formed over the lower conductive layer and over the dielectric layer. The lower conductive layer has a rough surface and the upper conductive layer has a smooth surface. In this manner, following patterning of conductive stripes over the conductive layer, residue is mitigated, and thus, inadvertent interconnection of neighboring stripes is eliminated.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi7EKAjEQRK-xEPUfFqyFMxHBUkSxsVLrIyabXCDZDUlO8O-9Az_AYpjh8WbevG5YezZgOU-JnhwoAgyoa_ZaBfBUMWsmGolngpT57c3k-ThtNFCGbJVGiJxTz4HdB9hCHciVirRsZlaFgqtfL5r15fw4XTeYuMOSxidh7Z530bZSSLE77I9b-Z_1BdrhQCw</recordid><startdate>20031218</startdate><enddate>20031218</enddate><creator>KOO KYUNG-BUM</creator><scope>EVB</scope></search><sort><creationdate>20031218</creationdate><title>Method for forming an electrical interconnection providing improved surface morphology of tungsten</title><author>KOO KYUNG-BUM</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2003232496A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KOO KYUNG-BUM</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KOO KYUNG-BUM</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for forming an electrical interconnection providing improved surface morphology of tungsten</title><date>2003-12-18</date><risdate>2003</risdate><abstract>In a fabrication method for forming an electrical interconnection of CVD tungsten film, a contact hole is formed in a dielectric layer. A lower conductive layer is formed in the contact hole and over the dielectric layer. A portion of the lower conductive layer is removed. As a result, the dielectric layer is exposed. An upper conductive layer is formed over the lower conductive layer and over the dielectric layer. The lower conductive layer has a rough surface and the upper conductive layer has a smooth surface. In this manner, following patterning of conductive stripes over the conductive layer, residue is mitigated, and thus, inadvertent interconnection of neighboring stripes is eliminated.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2003232496A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Method for forming an electrical interconnection providing improved surface morphology of tungsten |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T03%3A23%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KOO%20KYUNG-BUM&rft.date=2003-12-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2003232496A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |