Light emitting semiconductor device
A light emitting semiconductor device comprises an upper cladding layer (106) consisting of a first upper cladding layer (106a) provided on an active layer (105) and a second upper cladding layer (106b) provided on the first upper cladding layer (106a) to increase the light emitting efficiency and r...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | OGIHARA MITSUHIKO HAMANO HIROSHI TANINAKA MASUMI |
| description | A light emitting semiconductor device comprises an upper cladding layer (106) consisting of a first upper cladding layer (106a) provided on an active layer (105) and a second upper cladding layer (106b) provided on the first upper cladding layer (106a) to increase the light emitting efficiency and reduce the defective ratio in formation of a patterned layer. The energy band gap (Eg(106a)) of the first upper cladding layer (106a) is larger than the energy band gap (Eg(106b)) of the second upper cladding layer (106b), which is larger than the energy band gap (Eg(105)) of the active layer (105). One of a patterned layer, an dielectric interlayer (109) has an etched region at a predetermined area thereof so that at least a part of the upper cladding layer (106) or a second conductive type semiconductor region (108) is exposed. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2003122135A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2003122135A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2003122135A13</originalsourceid><addsrcrecordid>eNrjZFD2yUzPKFFIzc0sKcnMS1coBrKS8_NSSpNL8osUUlLLMpNTeRhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGBsaGRkaGxqaOhMXGqAJe3J4w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Light emitting semiconductor device</title><source>esp@cenet</source><creator>OGIHARA MITSUHIKO ; HAMANO HIROSHI ; TANINAKA MASUMI</creator><creatorcontrib>OGIHARA MITSUHIKO ; HAMANO HIROSHI ; TANINAKA MASUMI</creatorcontrib><description>A light emitting semiconductor device comprises an upper cladding layer (106) consisting of a first upper cladding layer (106a) provided on an active layer (105) and a second upper cladding layer (106b) provided on the first upper cladding layer (106a) to increase the light emitting efficiency and reduce the defective ratio in formation of a patterned layer. The energy band gap (Eg(106a)) of the first upper cladding layer (106a) is larger than the energy band gap (Eg(106b)) of the second upper cladding layer (106b), which is larger than the energy band gap (Eg(105)) of the active layer (105). One of a patterned layer, an dielectric interlayer (109) has an etched region at a predetermined area thereof so that at least a part of the upper cladding layer (106) or a second conductive type semiconductor region (108) is exposed.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CORRECTION OF TYPOGRAPHICAL ERRORS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME ; LINING MACHINES ; PERFORMING OPERATIONS ; PRINTING ; SELECTIVE PRINTING MECHANISMS ; SEMICONDUCTOR DEVICES ; STAMPS ; TRANSPORTING ; TYPEWRITERS</subject><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20030703&DB=EPODOC&CC=US&NR=2003122135A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20030703&DB=EPODOC&CC=US&NR=2003122135A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OGIHARA MITSUHIKO</creatorcontrib><creatorcontrib>HAMANO HIROSHI</creatorcontrib><creatorcontrib>TANINAKA MASUMI</creatorcontrib><title>Light emitting semiconductor device</title><description>A light emitting semiconductor device comprises an upper cladding layer (106) consisting of a first upper cladding layer (106a) provided on an active layer (105) and a second upper cladding layer (106b) provided on the first upper cladding layer (106a) to increase the light emitting efficiency and reduce the defective ratio in formation of a patterned layer. The energy band gap (Eg(106a)) of the first upper cladding layer (106a) is larger than the energy band gap (Eg(106b)) of the second upper cladding layer (106b), which is larger than the energy band gap (Eg(105)) of the active layer (105). One of a patterned layer, an dielectric interlayer (109) has an etched region at a predetermined area thereof so that at least a part of the upper cladding layer (106) or a second conductive type semiconductor region (108) is exposed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CORRECTION OF TYPOGRAPHICAL ERRORS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME</subject><subject>LINING MACHINES</subject><subject>PERFORMING OPERATIONS</subject><subject>PRINTING</subject><subject>SELECTIVE PRINTING MECHANISMS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STAMPS</subject><subject>TRANSPORTING</subject><subject>TYPEWRITERS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD2yUzPKFFIzc0sKcnMS1coBrKS8_NSSpNL8osUUlLLMpNTeRhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGBsaGRkaGxqaOhMXGqAJe3J4w</recordid><startdate>20030703</startdate><enddate>20030703</enddate><creator>OGIHARA MITSUHIKO</creator><creator>HAMANO HIROSHI</creator><creator>TANINAKA MASUMI</creator><scope>EVB</scope></search><sort><creationdate>20030703</creationdate><title>Light emitting semiconductor device</title><author>OGIHARA MITSUHIKO ; HAMANO HIROSHI ; TANINAKA MASUMI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2003122135A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CORRECTION OF TYPOGRAPHICAL ERRORS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME</topic><topic>LINING MACHINES</topic><topic>PERFORMING OPERATIONS</topic><topic>PRINTING</topic><topic>SELECTIVE PRINTING MECHANISMS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STAMPS</topic><topic>TRANSPORTING</topic><topic>TYPEWRITERS</topic><toplevel>online_resources</toplevel><creatorcontrib>OGIHARA MITSUHIKO</creatorcontrib><creatorcontrib>HAMANO HIROSHI</creatorcontrib><creatorcontrib>TANINAKA MASUMI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OGIHARA MITSUHIKO</au><au>HAMANO HIROSHI</au><au>TANINAKA MASUMI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Light emitting semiconductor device</title><date>2003-07-03</date><risdate>2003</risdate><abstract>A light emitting semiconductor device comprises an upper cladding layer (106) consisting of a first upper cladding layer (106a) provided on an active layer (105) and a second upper cladding layer (106b) provided on the first upper cladding layer (106a) to increase the light emitting efficiency and reduce the defective ratio in formation of a patterned layer. The energy band gap (Eg(106a)) of the first upper cladding layer (106a) is larger than the energy band gap (Eg(106b)) of the second upper cladding layer (106b), which is larger than the energy band gap (Eg(105)) of the active layer (105). One of a patterned layer, an dielectric interlayer (109) has an etched region at a predetermined area thereof so that at least a part of the upper cladding layer (106) or a second conductive type semiconductor region (108) is exposed.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2003122135A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CORRECTION OF TYPOGRAPHICAL ERRORS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME LINING MACHINES PERFORMING OPERATIONS PRINTING SELECTIVE PRINTING MECHANISMS SEMICONDUCTOR DEVICES STAMPS TRANSPORTING TYPEWRITERS |
| title | Light emitting semiconductor device |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T14%3A13%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OGIHARA%20MITSUHIKO&rft.date=2003-07-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2003122135A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |