Decision directed phase locked loops (DD-PLL) with excess processing power in digital communication systems

Decision directed phase locked loops (DD-PLL) with excess processing power in digital communication systems

A decoder of a data signal subjected to phase shifting keying (PSK) modulation uses a plurality of phase locked loops (801-1 to 801-n) having an inner decoder for short block codes, at least one of which is adapted to apply excess processing power to process a selected burst of the data signal, such...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GOLSHAN ALI R, LINSKY STUART T, COOPER SCOTT A, WALKER CHRISTOPHER W
Format: Patent
Sprache:eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GOLSHAN ALI R
LINSKY STUART T
COOPER SCOTT A
WALKER CHRISTOPHER W
description A decoder of a data signal subjected to phase shifting keying (PSK) modulation uses a plurality of phase locked loops (801-1 to 801-n) having an inner decoder for short block codes, at least one of which is adapted to apply excess processing power to process a selected burst of the data signal, such as processing the burst with multiple initial phase/frequency error estimates. A selection circuit identifies the burst and supplies to said one of said plurality of phase-locked loops (801-1 to 801-n) for re-processing the bust with excess processing power. An outer Reed-Solomon block decoder (319) may be used to correct errors in the codewords from the phase locked loops and may be used in the selection of the burst by the selection circuit.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2003112899A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2003112899A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2003112899A13</originalsourceid><addsrcrecordid>eNqNjLsKwkAQANNYiPoPCzZaBPJoTClGsUghqHU4Lmuy5HJ73J5E_14DfoDVMDDMPOpL1CTEFhryqAM24DolCIZ1_xXD7AQ2ZRlfqmoLI4UO8KVRBJzniWRbcDyiB5omLQVlQPMwPC1pFaa1vCXgIMto9lBGcPXjIlqfjrfDOUbHNYpTGi2G-n7NkiRP02xXFPs0_6_6AHKiQfA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Decision directed phase locked loops (DD-PLL) with excess processing power in digital communication systems</title><source>esp@cenet</source><creator>GOLSHAN ALI R ; LINSKY STUART T ; COOPER SCOTT A ; WALKER CHRISTOPHER W</creator><creatorcontrib>GOLSHAN ALI R ; LINSKY STUART T ; COOPER SCOTT A ; WALKER CHRISTOPHER W</creatorcontrib><description>A decoder of a data signal subjected to phase shifting keying (PSK) modulation uses a plurality of phase locked loops (801-1 to 801-n) having an inner decoder for short block codes, at least one of which is adapted to apply excess processing power to process a selected burst of the data signal, such as processing the burst with multiple initial phase/frequency error estimates. A selection circuit identifies the burst and supplies to said one of said plurality of phase-locked loops (801-1 to 801-n) for re-processing the bust with excess processing power. An outer Reed-Solomon block decoder (319) may be used to correct errors in the codewords from the phase locked loops and may be used in the selection of the burst by the selection circuit.</description><edition>7</edition><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20030619&amp;DB=EPODOC&amp;CC=US&amp;NR=2003112899A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20030619&amp;DB=EPODOC&amp;CC=US&amp;NR=2003112899A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GOLSHAN ALI R</creatorcontrib><creatorcontrib>LINSKY STUART T</creatorcontrib><creatorcontrib>COOPER SCOTT A</creatorcontrib><creatorcontrib>WALKER CHRISTOPHER W</creatorcontrib><title>Decision directed phase locked loops (DD-PLL) with excess processing power in digital communication systems</title><description>A decoder of a data signal subjected to phase shifting keying (PSK) modulation uses a plurality of phase locked loops (801-1 to 801-n) having an inner decoder for short block codes, at least one of which is adapted to apply excess processing power to process a selected burst of the data signal, such as processing the burst with multiple initial phase/frequency error estimates. A selection circuit identifies the burst and supplies to said one of said plurality of phase-locked loops (801-1 to 801-n) for re-processing the bust with excess processing power. An outer Reed-Solomon block decoder (319) may be used to correct errors in the codewords from the phase locked loops and may be used in the selection of the burst by the selection circuit.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLsKwkAQANNYiPoPCzZaBPJoTClGsUghqHU4Lmuy5HJ73J5E_14DfoDVMDDMPOpL1CTEFhryqAM24DolCIZ1_xXD7AQ2ZRlfqmoLI4UO8KVRBJzniWRbcDyiB5omLQVlQPMwPC1pFaa1vCXgIMto9lBGcPXjIlqfjrfDOUbHNYpTGi2G-n7NkiRP02xXFPs0_6_6AHKiQfA</recordid><startdate>20030619</startdate><enddate>20030619</enddate><creator>GOLSHAN ALI R</creator><creator>LINSKY STUART T</creator><creator>COOPER SCOTT A</creator><creator>WALKER CHRISTOPHER W</creator><scope>EVB</scope></search><sort><creationdate>20030619</creationdate><title>Decision directed phase locked loops (DD-PLL) with excess processing power in digital communication systems</title><author>GOLSHAN ALI R ; LINSKY STUART T ; COOPER SCOTT A ; WALKER CHRISTOPHER W</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2003112899A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>GOLSHAN ALI R</creatorcontrib><creatorcontrib>LINSKY STUART T</creatorcontrib><creatorcontrib>COOPER SCOTT A</creatorcontrib><creatorcontrib>WALKER CHRISTOPHER W</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GOLSHAN ALI R</au><au>LINSKY STUART T</au><au>COOPER SCOTT A</au><au>WALKER CHRISTOPHER W</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Decision directed phase locked loops (DD-PLL) with excess processing power in digital communication systems</title><date>2003-06-19</date><risdate>2003</risdate><abstract>A decoder of a data signal subjected to phase shifting keying (PSK) modulation uses a plurality of phase locked loops (801-1 to 801-n) having an inner decoder for short block codes, at least one of which is adapted to apply excess processing power to process a selected burst of the data signal, such as processing the burst with multiple initial phase/frequency error estimates. A selection circuit identifies the burst and supplies to said one of said plurality of phase-locked loops (801-1 to 801-n) for re-processing the bust with excess processing power. An outer Reed-Solomon block decoder (319) may be used to correct errors in the codewords from the phase locked loops and may be used in the selection of the burst by the selection circuit.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2003112899A1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title Decision directed phase locked loops (DD-PLL) with excess processing power in digital communication systems
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T02%3A10%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GOLSHAN%20ALI%20R&rft.date=2003-06-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2003112899A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true