Dynamic clock generator with rising edge alignment enable signal

A method and apparatus for providing a dynamically alterable output clock from an input clock based on the value of an integer, where the integer can be modified continuously. The invention also provides a sample cycle output which is an enable pulse, having the width of the input clock cycle, that...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	MACDONALD ERIC WILLIAM, CASWELL AMANDA CHRISTINE, BROCK BISHOP CHAPMAN, CARPENTER GARY DALE, RUBIDOUX TIMOTHY JOE
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!