System recovery from errors for processor and associated components
A computer system includes a primary processor and a secondary processor running in lockstep. The lockstep may or may not be synchronous. Errors occurring in the primary processor or the secondary processor are reported to an error-handling module. If the error is a recoverable error, the state of o...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KLECKA JAMES S BUNTON WILLIAM P KONDO THOMAS J JARDINE ROBERT L STOTT GRAHAM B |
| description | A computer system includes a primary processor and a secondary processor running in lockstep. The lockstep may or may not be synchronous. Errors occurring in the primary processor or the secondary processor are reported to an error-handling module. If the error is a recoverable error, the state of one of the processors is saved and the processors are restarted using the saved state. In addition to the reporting of errors from the processors, cross checking of the operation of the processors is performed to detect a divergence in the operation of the processors. If the divergence is reported to be due to a recoverable error, the state of the one of the processors is saved and the processors are restarted using the saved state. Procedures are also disclosed to ensure that data corruption does not propagate onto an associated network, and to ensure that the system is not lost as a network resource during processor restart. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2002144177A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2002144177A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2002144177A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQh_EsDqK-w4Gz0NRCZymKe3Uu4foPCCYX7oLQt7eDD-D0_YZv64ZxsYpECpYPdKGokgiqokZRlIoKw2xVyDOFVfwKFTOxpCIZudrebWJ4Gw6_7tzxdn0M9xOKTLASGBl1eo5t07S-63zfX_z5v-sLoTw0Gw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System recovery from errors for processor and associated components</title><source>esp@cenet</source><creator>KLECKA JAMES S ; BUNTON WILLIAM P ; KONDO THOMAS J ; JARDINE ROBERT L ; STOTT GRAHAM B</creator><creatorcontrib>KLECKA JAMES S ; BUNTON WILLIAM P ; KONDO THOMAS J ; JARDINE ROBERT L ; STOTT GRAHAM B</creatorcontrib><description>A computer system includes a primary processor and a secondary processor running in lockstep. The lockstep may or may not be synchronous. Errors occurring in the primary processor or the secondary processor are reported to an error-handling module. If the error is a recoverable error, the state of one of the processors is saved and the processors are restarted using the saved state. In addition to the reporting of errors from the processors, cross checking of the operation of the processors is performed to detect a divergence in the operation of the processors. If the divergence is reported to be due to a recoverable error, the state of the one of the processors is saved and the processors are restarted using the saved state. Procedures are also disclosed to ensure that data corruption does not propagate onto an associated network, and to ensure that the system is not lost as a network resource during processor restart.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20021003&DB=EPODOC&CC=US&NR=2002144177A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20021003&DB=EPODOC&CC=US&NR=2002144177A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KLECKA JAMES S</creatorcontrib><creatorcontrib>BUNTON WILLIAM P</creatorcontrib><creatorcontrib>KONDO THOMAS J</creatorcontrib><creatorcontrib>JARDINE ROBERT L</creatorcontrib><creatorcontrib>STOTT GRAHAM B</creatorcontrib><title>System recovery from errors for processor and associated components</title><description>A computer system includes a primary processor and a secondary processor running in lockstep. The lockstep may or may not be synchronous. Errors occurring in the primary processor or the secondary processor are reported to an error-handling module. If the error is a recoverable error, the state of one of the processors is saved and the processors are restarted using the saved state. In addition to the reporting of errors from the processors, cross checking of the operation of the processors is performed to detect a divergence in the operation of the processors. If the divergence is reported to be due to a recoverable error, the state of the one of the processors is saved and the processors are restarted using the saved state. Procedures are also disclosed to ensure that data corruption does not propagate onto an associated network, and to ensure that the system is not lost as a network resource during processor restart.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQh_EsDqK-w4Gz0NRCZymKe3Uu4foPCCYX7oLQt7eDD-D0_YZv64ZxsYpECpYPdKGokgiqokZRlIoKw2xVyDOFVfwKFTOxpCIZudrebWJ4Gw6_7tzxdn0M9xOKTLASGBl1eo5t07S-63zfX_z5v-sLoTw0Gw</recordid><startdate>20021003</startdate><enddate>20021003</enddate><creator>KLECKA JAMES S</creator><creator>BUNTON WILLIAM P</creator><creator>KONDO THOMAS J</creator><creator>JARDINE ROBERT L</creator><creator>STOTT GRAHAM B</creator><scope>EVB</scope></search><sort><creationdate>20021003</creationdate><title>System recovery from errors for processor and associated components</title><author>KLECKA JAMES S ; BUNTON WILLIAM P ; KONDO THOMAS J ; JARDINE ROBERT L ; STOTT GRAHAM B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2002144177A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KLECKA JAMES S</creatorcontrib><creatorcontrib>BUNTON WILLIAM P</creatorcontrib><creatorcontrib>KONDO THOMAS J</creatorcontrib><creatorcontrib>JARDINE ROBERT L</creatorcontrib><creatorcontrib>STOTT GRAHAM B</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KLECKA JAMES S</au><au>BUNTON WILLIAM P</au><au>KONDO THOMAS J</au><au>JARDINE ROBERT L</au><au>STOTT GRAHAM B</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System recovery from errors for processor and associated components</title><date>2002-10-03</date><risdate>2002</risdate><abstract>A computer system includes a primary processor and a secondary processor running in lockstep. The lockstep may or may not be synchronous. Errors occurring in the primary processor or the secondary processor are reported to an error-handling module. If the error is a recoverable error, the state of one of the processors is saved and the processors are restarted using the saved state. In addition to the reporting of errors from the processors, cross checking of the operation of the processors is performed to detect a divergence in the operation of the processors. If the divergence is reported to be due to a recoverable error, the state of the one of the processors is saved and the processors are restarted using the saved state. Procedures are also disclosed to ensure that data corruption does not propagate onto an associated network, and to ensure that the system is not lost as a network resource during processor restart.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2002144177A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | System recovery from errors for processor and associated components |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T07%3A22%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KLECKA%20JAMES%20S&rft.date=2002-10-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2002144177A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |