Fabrication of notched gates by passivating partially etched gate sidewalls and then using an isotropic etch

A method of forming a notched gate structure having substantially vertical sidewalls and a sub-0.05 mum electrical critical dimension is provided. The method includes forming a conductive layer on an insulating layer; forming a mask on the conductive layer so as to at least protect a portion of the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TSOU LEN Y, YU CHIENFAN, YAN HONGWEN, YANG QINGYUN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TSOU LEN Y
YU CHIENFAN
YAN HONGWEN
YANG QINGYUN
description A method of forming a notched gate structure having substantially vertical sidewalls and a sub-0.05 mum electrical critical dimension is provided. The method includes forming a conductive layer on an insulating layer; forming a mask on the conductive layer so as to at least protect a portion of the conductive layer; anisotropically etching the conductive layer not protected by the mask so as to thin the conductive layer to a predetermined thickness and to form a conductive feature underlying the mask, the conductive feature having substantially vertical sidewalls; forming a passivating layer at least on the substantially vertical sidewalls; and isotropically etching remaining conductive layer not protected by the mask to remove the predetermined thickness thereby exposing a lower portion of said conductive feature not containing the passivating layer, while simultaneously removing notched regions in the lower portion of the conductive feature.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2002132437A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2002132437A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2002132437A13</originalsourceid><addsrcrecordid>eNqNiz0LwkAQRNNYiPofFqyFfAjWQQz2ah02l02ycOwd2VXJvzeKYGs1w7w3y8RX2Izs0DgIhA4kmBuohR6NFJoJIqryY-bSz300Ru8noJ8Fyi0951UBpQUbSOCubx0FWIONIbL7PNbJokOvtPnmKtlWp-vxvKMYatKIjoSsvl3yNM2zIt8XhzIr_rNePVpCyg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Fabrication of notched gates by passivating partially etched gate sidewalls and then using an isotropic etch</title><source>esp@cenet</source><creator>TSOU LEN Y ; YU CHIENFAN ; YAN HONGWEN ; YANG QINGYUN</creator><creatorcontrib>TSOU LEN Y ; YU CHIENFAN ; YAN HONGWEN ; YANG QINGYUN</creatorcontrib><description>A method of forming a notched gate structure having substantially vertical sidewalls and a sub-0.05 mum electrical critical dimension is provided. The method includes forming a conductive layer on an insulating layer; forming a mask on the conductive layer so as to at least protect a portion of the conductive layer; anisotropically etching the conductive layer not protected by the mask so as to thin the conductive layer to a predetermined thickness and to form a conductive feature underlying the mask, the conductive feature having substantially vertical sidewalls; forming a passivating layer at least on the substantially vertical sidewalls; and isotropically etching remaining conductive layer not protected by the mask to remove the predetermined thickness thereby exposing a lower portion of said conductive feature not containing the passivating layer, while simultaneously removing notched regions in the lower portion of the conductive feature.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020919&amp;DB=EPODOC&amp;CC=US&amp;NR=2002132437A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020919&amp;DB=EPODOC&amp;CC=US&amp;NR=2002132437A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TSOU LEN Y</creatorcontrib><creatorcontrib>YU CHIENFAN</creatorcontrib><creatorcontrib>YAN HONGWEN</creatorcontrib><creatorcontrib>YANG QINGYUN</creatorcontrib><title>Fabrication of notched gates by passivating partially etched gate sidewalls and then using an isotropic etch</title><description>A method of forming a notched gate structure having substantially vertical sidewalls and a sub-0.05 mum electrical critical dimension is provided. The method includes forming a conductive layer on an insulating layer; forming a mask on the conductive layer so as to at least protect a portion of the conductive layer; anisotropically etching the conductive layer not protected by the mask so as to thin the conductive layer to a predetermined thickness and to form a conductive feature underlying the mask, the conductive feature having substantially vertical sidewalls; forming a passivating layer at least on the substantially vertical sidewalls; and isotropically etching remaining conductive layer not protected by the mask to remove the predetermined thickness thereby exposing a lower portion of said conductive feature not containing the passivating layer, while simultaneously removing notched regions in the lower portion of the conductive feature.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNiz0LwkAQRNNYiPofFqyFfAjWQQz2ah02l02ycOwd2VXJvzeKYGs1w7w3y8RX2Izs0DgIhA4kmBuohR6NFJoJIqryY-bSz300Ru8noJ8Fyi0951UBpQUbSOCubx0FWIONIbL7PNbJokOvtPnmKtlWp-vxvKMYatKIjoSsvl3yNM2zIt8XhzIr_rNePVpCyg</recordid><startdate>20020919</startdate><enddate>20020919</enddate><creator>TSOU LEN Y</creator><creator>YU CHIENFAN</creator><creator>YAN HONGWEN</creator><creator>YANG QINGYUN</creator><scope>EVB</scope></search><sort><creationdate>20020919</creationdate><title>Fabrication of notched gates by passivating partially etched gate sidewalls and then using an isotropic etch</title><author>TSOU LEN Y ; YU CHIENFAN ; YAN HONGWEN ; YANG QINGYUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2002132437A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>TSOU LEN Y</creatorcontrib><creatorcontrib>YU CHIENFAN</creatorcontrib><creatorcontrib>YAN HONGWEN</creatorcontrib><creatorcontrib>YANG QINGYUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TSOU LEN Y</au><au>YU CHIENFAN</au><au>YAN HONGWEN</au><au>YANG QINGYUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Fabrication of notched gates by passivating partially etched gate sidewalls and then using an isotropic etch</title><date>2002-09-19</date><risdate>2002</risdate><abstract>A method of forming a notched gate structure having substantially vertical sidewalls and a sub-0.05 mum electrical critical dimension is provided. The method includes forming a conductive layer on an insulating layer; forming a mask on the conductive layer so as to at least protect a portion of the conductive layer; anisotropically etching the conductive layer not protected by the mask so as to thin the conductive layer to a predetermined thickness and to form a conductive feature underlying the mask, the conductive feature having substantially vertical sidewalls; forming a passivating layer at least on the substantially vertical sidewalls; and isotropically etching remaining conductive layer not protected by the mask to remove the predetermined thickness thereby exposing a lower portion of said conductive feature not containing the passivating layer, while simultaneously removing notched regions in the lower portion of the conductive feature.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2002132437A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Fabrication of notched gates by passivating partially etched gate sidewalls and then using an isotropic etch
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T21%3A08%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TSOU%20LEN%20Y&rft.date=2002-09-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2002132437A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true