Integrated circuits with recessed gate electrodes
Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling area to adjacent source and drain contact metallization are provided alongside transistors with gate electrodes that are non-recessed and have...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Weeks, Tyler J Liu, Mark Y Mukherjee, Srijit Hattendorf, Michael L Wiegand, Christopher J |
description | Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling area to adjacent source and drain contact metallization are provided alongside transistors with gate electrodes that are non-recessed and have greater z-height. In embodiments, analog circuits employ transistors with gate electrodes of a given z-height while logic gates employ transistors with recessed gate electrodes of lesser z-height. In embodiments, subsets of substantially planar gate electrodes are selectively etched back to differentiate a height of the gate electrode based on a given transistor's application within a circuit. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US12165928B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US12165928B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US12165928B23</originalsourceid><addsrcrecordid>eNrjZDD0zCtJTS9KLElNUUjOLEouzSwpVijPLMlQKEpNTi0uBgqnAyUVUnNSk0uK8lNSi3kYWNMSc4pTeaE0N4Oim2uIs4duakF-fGpxQWJyal5qSXxosKGRoZmppZGFk5ExMWoAvsksMg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated circuits with recessed gate electrodes</title><source>esp@cenet</source><creator>Weeks, Tyler J ; Liu, Mark Y ; Mukherjee, Srijit ; Hattendorf, Michael L ; Wiegand, Christopher J</creator><creatorcontrib>Weeks, Tyler J ; Liu, Mark Y ; Mukherjee, Srijit ; Hattendorf, Michael L ; Wiegand, Christopher J</creatorcontrib><description>Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling area to adjacent source and drain contact metallization are provided alongside transistors with gate electrodes that are non-recessed and have greater z-height. In embodiments, analog circuits employ transistors with gate electrodes of a given z-height while logic gates employ transistors with recessed gate electrodes of lesser z-height. In embodiments, subsets of substantially planar gate electrodes are selectively etched back to differentiate a height of the gate electrode based on a given transistor's application within a circuit.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241210&DB=EPODOC&CC=US&NR=12165928B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241210&DB=EPODOC&CC=US&NR=12165928B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Weeks, Tyler J</creatorcontrib><creatorcontrib>Liu, Mark Y</creatorcontrib><creatorcontrib>Mukherjee, Srijit</creatorcontrib><creatorcontrib>Hattendorf, Michael L</creatorcontrib><creatorcontrib>Wiegand, Christopher J</creatorcontrib><title>Integrated circuits with recessed gate electrodes</title><description>Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling area to adjacent source and drain contact metallization are provided alongside transistors with gate electrodes that are non-recessed and have greater z-height. In embodiments, analog circuits employ transistors with gate electrodes of a given z-height while logic gates employ transistors with recessed gate electrodes of lesser z-height. In embodiments, subsets of substantially planar gate electrodes are selectively etched back to differentiate a height of the gate electrode based on a given transistor's application within a circuit.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD0zCtJTS9KLElNUUjOLEouzSwpVijPLMlQKEpNTi0uBgqnAyUVUnNSk0uK8lNSi3kYWNMSc4pTeaE0N4Oim2uIs4duakF-fGpxQWJyal5qSXxosKGRoZmppZGFk5ExMWoAvsksMg</recordid><startdate>20241210</startdate><enddate>20241210</enddate><creator>Weeks, Tyler J</creator><creator>Liu, Mark Y</creator><creator>Mukherjee, Srijit</creator><creator>Hattendorf, Michael L</creator><creator>Wiegand, Christopher J</creator><scope>EVB</scope></search><sort><creationdate>20241210</creationdate><title>Integrated circuits with recessed gate electrodes</title><author>Weeks, Tyler J ; Liu, Mark Y ; Mukherjee, Srijit ; Hattendorf, Michael L ; Wiegand, Christopher J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US12165928B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Weeks, Tyler J</creatorcontrib><creatorcontrib>Liu, Mark Y</creatorcontrib><creatorcontrib>Mukherjee, Srijit</creatorcontrib><creatorcontrib>Hattendorf, Michael L</creatorcontrib><creatorcontrib>Wiegand, Christopher J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Weeks, Tyler J</au><au>Liu, Mark Y</au><au>Mukherjee, Srijit</au><au>Hattendorf, Michael L</au><au>Wiegand, Christopher J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated circuits with recessed gate electrodes</title><date>2024-12-10</date><risdate>2024</risdate><abstract>Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling area to adjacent source and drain contact metallization are provided alongside transistors with gate electrodes that are non-recessed and have greater z-height. In embodiments, analog circuits employ transistors with gate electrodes of a given z-height while logic gates employ transistors with recessed gate electrodes of lesser z-height. In embodiments, subsets of substantially planar gate electrodes are selectively etched back to differentiate a height of the gate electrode based on a given transistor's application within a circuit.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US12165928B2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Integrated circuits with recessed gate electrodes |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T17%3A50%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Weeks,%20Tyler%20J&rft.date=2024-12-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS12165928B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |