Electronic device including hardware architecture for supporting inter-process communication and method for performing inter-process communication
As one aspect of the present disclosure, an electronic device is disclosed. The device includes: a plurality of clusters, wherein each of the plurality of clusters comprises a plurality of cores; mailboxes uniquely corresponding to each of the plurality of clusters; and a system bus, wherein the int...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Han, Sungju Kim, Do Hun Kim, Ju Hyun |
| description | As one aspect of the present disclosure, an electronic device is disclosed. The device includes: a plurality of clusters, wherein each of the plurality of clusters comprises a plurality of cores; mailboxes uniquely corresponding to each of the plurality of clusters; and a system bus, wherein the inter-process communication may be performed between a sending core and a receiving core of the plurality of cores, and if the sending core and the receiving core are included in the same cluster, a mailbox corresponding to the same cluster may be configured to perform the inter-process communication without going through the system bus, and if the sending core and the receiving core are included in different clusters, mailboxes corresponding to each of the different clusters may be configured to perform the inter-process communication via the system bus. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US12153972B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US12153972B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US12153972B13</originalsourceid><addsrcrecordid>eNqNjEEKwjAQRbtxIeodxgN00RYRt0rFvbouYTK1gSQTJonewxMbxb2uHh_e-_Pq2VvCJOwNgqa7QQLj0WZt_A0mJfqhhEAJTiYVMZcxskDMIbCkt2R8IqmDMFKMgOxcLmcqGfagvAZHaWL9qQJJgftRLavZqGyk1ZeLan3sL4dTTYEHikEheUrD9dy0zabbbdt90_3jvAB_cVJL</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Electronic device including hardware architecture for supporting inter-process communication and method for performing inter-process communication</title><source>esp@cenet</source><creator>Han, Sungju ; Kim, Do Hun ; Kim, Ju Hyun</creator><creatorcontrib>Han, Sungju ; Kim, Do Hun ; Kim, Ju Hyun</creatorcontrib><description>As one aspect of the present disclosure, an electronic device is disclosed. The device includes: a plurality of clusters, wherein each of the plurality of clusters comprises a plurality of cores; mailboxes uniquely corresponding to each of the plurality of clusters; and a system bus, wherein the inter-process communication may be performed between a sending core and a receiving core of the plurality of cores, and if the sending core and the receiving core are included in the same cluster, a mailbox corresponding to the same cluster may be configured to perform the inter-process communication without going through the system bus, and if the sending core and the receiving core are included in different clusters, mailboxes corresponding to each of the different clusters may be configured to perform the inter-process communication via the system bus.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241126&DB=EPODOC&CC=US&NR=12153972B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241126&DB=EPODOC&CC=US&NR=12153972B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Han, Sungju</creatorcontrib><creatorcontrib>Kim, Do Hun</creatorcontrib><creatorcontrib>Kim, Ju Hyun</creatorcontrib><title>Electronic device including hardware architecture for supporting inter-process communication and method for performing inter-process communication</title><description>As one aspect of the present disclosure, an electronic device is disclosed. The device includes: a plurality of clusters, wherein each of the plurality of clusters comprises a plurality of cores; mailboxes uniquely corresponding to each of the plurality of clusters; and a system bus, wherein the inter-process communication may be performed between a sending core and a receiving core of the plurality of cores, and if the sending core and the receiving core are included in the same cluster, a mailbox corresponding to the same cluster may be configured to perform the inter-process communication without going through the system bus, and if the sending core and the receiving core are included in different clusters, mailboxes corresponding to each of the different clusters may be configured to perform the inter-process communication via the system bus.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjEEKwjAQRbtxIeodxgN00RYRt0rFvbouYTK1gSQTJonewxMbxb2uHh_e-_Pq2VvCJOwNgqa7QQLj0WZt_A0mJfqhhEAJTiYVMZcxskDMIbCkt2R8IqmDMFKMgOxcLmcqGfagvAZHaWL9qQJJgftRLavZqGyk1ZeLan3sL4dTTYEHikEheUrD9dy0zabbbdt90_3jvAB_cVJL</recordid><startdate>20241126</startdate><enddate>20241126</enddate><creator>Han, Sungju</creator><creator>Kim, Do Hun</creator><creator>Kim, Ju Hyun</creator><scope>EVB</scope></search><sort><creationdate>20241126</creationdate><title>Electronic device including hardware architecture for supporting inter-process communication and method for performing inter-process communication</title><author>Han, Sungju ; Kim, Do Hun ; Kim, Ju Hyun</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US12153972B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Han, Sungju</creatorcontrib><creatorcontrib>Kim, Do Hun</creatorcontrib><creatorcontrib>Kim, Ju Hyun</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Han, Sungju</au><au>Kim, Do Hun</au><au>Kim, Ju Hyun</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Electronic device including hardware architecture for supporting inter-process communication and method for performing inter-process communication</title><date>2024-11-26</date><risdate>2024</risdate><abstract>As one aspect of the present disclosure, an electronic device is disclosed. The device includes: a plurality of clusters, wherein each of the plurality of clusters comprises a plurality of cores; mailboxes uniquely corresponding to each of the plurality of clusters; and a system bus, wherein the inter-process communication may be performed between a sending core and a receiving core of the plurality of cores, and if the sending core and the receiving core are included in the same cluster, a mailbox corresponding to the same cluster may be configured to perform the inter-process communication without going through the system bus, and if the sending core and the receiving core are included in different clusters, mailboxes corresponding to each of the different clusters may be configured to perform the inter-process communication via the system bus.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US12153972B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Electronic device including hardware architecture for supporting inter-process communication and method for performing inter-process communication |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T18%3A48%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Han,%20Sungju&rft.date=2024-11-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS12153972B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |