Adaptive matrix multiplication accelerator for machine learning and deep learning applications

An adaptive matrix multiplier. In some embodiments, the matrix multiplier includes a first multiplying unit a second multiplying unit, a memory load circuit, and an outer buffer circuit. The first multiplying unit includes a first inner buffer circuit and a second inner buffer circuit, and the secon...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Niu, Dimin, Jiang, Dongyan, Zheng, Hongzhong
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Niu, Dimin Jiang, Dongyan Zheng, Hongzhong
description	An adaptive matrix multiplier. In some embodiments, the matrix multiplier includes a first multiplying unit a second multiplying unit, a memory load circuit, and an outer buffer circuit. The first multiplying unit includes a first inner buffer circuit and a second inner buffer circuit, and the second multiplying unit includes a first inner buffer circuit and a second inner buffer circuit. The memory load circuit is configured to load data from memory, in a single burst of a burst memory access mode, into the first inner buffer circuit of the first multiplying unit; and into the first inner buffer circuit of the second multiplying unit.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US12141227B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US12141227B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US12141227B23</originalsourceid><addsrcrecordid>eNqNizEKQjEQBdNYiHqH9QAWiYK1imKvtn6WZL9_IdksSRSPr4WIpcVjYJg3NtdNQG38IEjYCj8h3WNjjeyxcRZA7ylSwZYL9O8l9AMLQSQswnIDlACBSH-Mfu91akY9xkqzDydmftifd8cFae6oKnoSat3lZJ1dWefWW7f8p3kBp7c9aw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Adaptive matrix multiplication accelerator for machine learning and deep learning applications</title><source>esp@cenet</source><creator>Niu, Dimin ; Jiang, Dongyan ; Zheng, Hongzhong</creator><creatorcontrib>Niu, Dimin ; Jiang, Dongyan ; Zheng, Hongzhong</creatorcontrib><description>An adaptive matrix multiplier. In some embodiments, the matrix multiplier includes a first multiplying unit a second multiplying unit, a memory load circuit, and an outer buffer circuit. The first multiplying unit includes a first inner buffer circuit and a second inner buffer circuit, and the second multiplying unit includes a first inner buffer circuit and a second inner buffer circuit. The memory load circuit is configured to load data from memory, in a single burst of a burst memory access mode, into the first inner buffer circuit of the first multiplying unit; and into the first inner buffer circuit of the second multiplying unit.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241112&DB=EPODOC&CC=US&NR=12141227B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241112&DB=EPODOC&CC=US&NR=12141227B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Niu, Dimin</creatorcontrib><creatorcontrib>Jiang, Dongyan</creatorcontrib><creatorcontrib>Zheng, Hongzhong</creatorcontrib><title>Adaptive matrix multiplication accelerator for machine learning and deep learning applications</title><description>An adaptive matrix multiplier. In some embodiments, the matrix multiplier includes a first multiplying unit a second multiplying unit, a memory load circuit, and an outer buffer circuit. The first multiplying unit includes a first inner buffer circuit and a second inner buffer circuit, and the second multiplying unit includes a first inner buffer circuit and a second inner buffer circuit. The memory load circuit is configured to load data from memory, in a single burst of a burst memory access mode, into the first inner buffer circuit of the first multiplying unit; and into the first inner buffer circuit of the second multiplying unit.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNizEKQjEQBdNYiHqH9QAWiYK1imKvtn6WZL9_IdksSRSPr4WIpcVjYJg3NtdNQG38IEjYCj8h3WNjjeyxcRZA7ylSwZYL9O8l9AMLQSQswnIDlACBSH-Mfu91akY9xkqzDydmftifd8cFae6oKnoSat3lZJ1dWefWW7f8p3kBp7c9aw</recordid><startdate>20241112</startdate><enddate>20241112</enddate><creator>Niu, Dimin</creator><creator>Jiang, Dongyan</creator><creator>Zheng, Hongzhong</creator><scope>EVB</scope></search><sort><creationdate>20241112</creationdate><title>Adaptive matrix multiplication accelerator for machine learning and deep learning applications</title><author>Niu, Dimin ; Jiang, Dongyan ; Zheng, Hongzhong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US12141227B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Niu, Dimin</creatorcontrib><creatorcontrib>Jiang, Dongyan</creatorcontrib><creatorcontrib>Zheng, Hongzhong</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Niu, Dimin</au><au>Jiang, Dongyan</au><au>Zheng, Hongzhong</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Adaptive matrix multiplication accelerator for machine learning and deep learning applications</title><date>2024-11-12</date><risdate>2024</risdate><abstract>An adaptive matrix multiplier. In some embodiments, the matrix multiplier includes a first multiplying unit a second multiplying unit, a memory load circuit, and an outer buffer circuit. The first multiplying unit includes a first inner buffer circuit and a second inner buffer circuit, and the second multiplying unit includes a first inner buffer circuit and a second inner buffer circuit. The memory load circuit is configured to load data from memory, in a single burst of a burst memory access mode, into the first inner buffer circuit of the first multiplying unit; and into the first inner buffer circuit of the second multiplying unit.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US12141227B2
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	Adaptive matrix multiplication accelerator for machine learning and deep learning applications
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T17%3A44%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Niu,%20Dimin&rft.date=2024-11-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS12141227B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true