Patterned direct memory access (DMA)

A Direct Memory Access (DMA) device includes an interface and a DMA engine. The interface is configured to communicate with a first memory and with a second memory. The DMA engine is configured to (i) receive a request to transfer data between the first memory and the second memory in accordance wit...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Marcovitch, Daniel, Graham, Richard, Ben Moshe, Ortal, Bloch, Gil, Nudelman, Roman, Itigin, Yossef
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Marcovitch, Daniel
Graham, Richard
Ben Moshe, Ortal
Bloch, Gil
Nudelman, Roman
Itigin, Yossef
description A Direct Memory Access (DMA) device includes an interface and a DMA engine. The interface is configured to communicate with a first memory and with a second memory. The DMA engine is configured to (i) receive a request to transfer data between the first memory and the second memory in accordance with a pattern of offsets to be accessed in the first memory or in the second memory, and (ii) transfer the data in accordance with the request.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US12135662B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US12135662B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US12135662B23</originalsourceid><addsrcrecordid>eNrjZFAJSCwpSS3KS01RSMksSk0uUchNzc0vqlRITE5OLS5W0HDxddTkYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGRobGpmZmRk5GxsSoAQDCeiYD</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Patterned direct memory access (DMA)</title><source>esp@cenet</source><creator>Marcovitch, Daniel ; Graham, Richard ; Ben Moshe, Ortal ; Bloch, Gil ; Nudelman, Roman ; Itigin, Yossef</creator><creatorcontrib>Marcovitch, Daniel ; Graham, Richard ; Ben Moshe, Ortal ; Bloch, Gil ; Nudelman, Roman ; Itigin, Yossef</creatorcontrib><description>A Direct Memory Access (DMA) device includes an interface and a DMA engine. The interface is configured to communicate with a first memory and with a second memory. The DMA engine is configured to (i) receive a request to transfer data between the first memory and the second memory in accordance with a pattern of offsets to be accessed in the first memory or in the second memory, and (ii) transfer the data in accordance with the request.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241105&amp;DB=EPODOC&amp;CC=US&amp;NR=12135662B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241105&amp;DB=EPODOC&amp;CC=US&amp;NR=12135662B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Marcovitch, Daniel</creatorcontrib><creatorcontrib>Graham, Richard</creatorcontrib><creatorcontrib>Ben Moshe, Ortal</creatorcontrib><creatorcontrib>Bloch, Gil</creatorcontrib><creatorcontrib>Nudelman, Roman</creatorcontrib><creatorcontrib>Itigin, Yossef</creatorcontrib><title>Patterned direct memory access (DMA)</title><description>A Direct Memory Access (DMA) device includes an interface and a DMA engine. The interface is configured to communicate with a first memory and with a second memory. The DMA engine is configured to (i) receive a request to transfer data between the first memory and the second memory in accordance with a pattern of offsets to be accessed in the first memory or in the second memory, and (ii) transfer the data in accordance with the request.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAJSCwpSS3KS01RSMksSk0uUchNzc0vqlRITE5OLS5W0HDxddTkYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGRobGpmZmRk5GxsSoAQDCeiYD</recordid><startdate>20241105</startdate><enddate>20241105</enddate><creator>Marcovitch, Daniel</creator><creator>Graham, Richard</creator><creator>Ben Moshe, Ortal</creator><creator>Bloch, Gil</creator><creator>Nudelman, Roman</creator><creator>Itigin, Yossef</creator><scope>EVB</scope></search><sort><creationdate>20241105</creationdate><title>Patterned direct memory access (DMA)</title><author>Marcovitch, Daniel ; Graham, Richard ; Ben Moshe, Ortal ; Bloch, Gil ; Nudelman, Roman ; Itigin, Yossef</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US12135662B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Marcovitch, Daniel</creatorcontrib><creatorcontrib>Graham, Richard</creatorcontrib><creatorcontrib>Ben Moshe, Ortal</creatorcontrib><creatorcontrib>Bloch, Gil</creatorcontrib><creatorcontrib>Nudelman, Roman</creatorcontrib><creatorcontrib>Itigin, Yossef</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Marcovitch, Daniel</au><au>Graham, Richard</au><au>Ben Moshe, Ortal</au><au>Bloch, Gil</au><au>Nudelman, Roman</au><au>Itigin, Yossef</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Patterned direct memory access (DMA)</title><date>2024-11-05</date><risdate>2024</risdate><abstract>A Direct Memory Access (DMA) device includes an interface and a DMA engine. The interface is configured to communicate with a first memory and with a second memory. The DMA engine is configured to (i) receive a request to transfer data between the first memory and the second memory in accordance with a pattern of offsets to be accessed in the first memory or in the second memory, and (ii) transfer the data in accordance with the request.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US12135662B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Patterned direct memory access (DMA)
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T13%3A34%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Marcovitch,%20Daniel&rft.date=2024-11-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS12135662B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true