Semiconductor device structure incorporating air gap

A semiconductor device structure includes a dielectric layer, a first source/drain feature in contact with the dielectric layer, wherein the first source/drain feature comprises a first sidewall. The structure also includes a second source/drain feature in contact with the dielectric layer and adjac...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Su, Chun-Chung, Ho, Jon-Hsu, Wu, Zhi-Qiang, Cheng, Kuan-Lun, Wu, Chung-Wei, Hsieh, Wen-Hsing, Wang, Chih-Ching, Chen, Wen-Yuan
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Su, Chun-Chung
Ho, Jon-Hsu
Wu, Zhi-Qiang
Cheng, Kuan-Lun
Wu, Chung-Wei
Hsieh, Wen-Hsing
Wang, Chih-Ching
Chen, Wen-Yuan
description A semiconductor device structure includes a dielectric layer, a first source/drain feature in contact with the dielectric layer, wherein the first source/drain feature comprises a first sidewall. The structure also includes a second source/drain feature in contact with the dielectric layer and adjacent to the first source/drain feature, wherein the second source/drain feature comprises a second sidewall. The structure also includes an insulating layer disposed over the dielectric layer and between the first sidewall and the second sidewall, wherein the insulating layer comprises a first surface facing the first sidewall, a second surface facing the second sidewall, a third surface connecting the first surface and the second surface, and a fourth surface opposite the third surface. The structure further includes a sealing material disposed between the first sidewall and the first surface, wherein the sealing material, the first sidewall, the first surface, and the dielectric layer are exposed to an air gap.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US12125848B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US12125848B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US12125848B23</originalsourceid><addsrcrecordid>eNrjZDAJTs3NTM7PSylNLskvUkhJLctMTlUoLikC8kuLUhUy85LziwryixJLMvPSFRIzixTSEwt4GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakl8aLChkaGRqYWJhZORMTFqAIjDLaA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device structure incorporating air gap</title><source>esp@cenet</source><creator>Su, Chun-Chung ; Ho, Jon-Hsu ; Wu, Zhi-Qiang ; Cheng, Kuan-Lun ; Wu, Chung-Wei ; Hsieh, Wen-Hsing ; Wang, Chih-Ching ; Chen, Wen-Yuan</creator><creatorcontrib>Su, Chun-Chung ; Ho, Jon-Hsu ; Wu, Zhi-Qiang ; Cheng, Kuan-Lun ; Wu, Chung-Wei ; Hsieh, Wen-Hsing ; Wang, Chih-Ching ; Chen, Wen-Yuan</creatorcontrib><description>A semiconductor device structure includes a dielectric layer, a first source/drain feature in contact with the dielectric layer, wherein the first source/drain feature comprises a first sidewall. The structure also includes a second source/drain feature in contact with the dielectric layer and adjacent to the first source/drain feature, wherein the second source/drain feature comprises a second sidewall. The structure also includes an insulating layer disposed over the dielectric layer and between the first sidewall and the second sidewall, wherein the insulating layer comprises a first surface facing the first sidewall, a second surface facing the second sidewall, a third surface connecting the first surface and the second surface, and a fourth surface opposite the third surface. The structure further includes a sealing material disposed between the first sidewall and the first surface, wherein the sealing material, the first sidewall, the first surface, and the dielectric layer are exposed to an air gap.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241022&amp;DB=EPODOC&amp;CC=US&amp;NR=12125848B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241022&amp;DB=EPODOC&amp;CC=US&amp;NR=12125848B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Su, Chun-Chung</creatorcontrib><creatorcontrib>Ho, Jon-Hsu</creatorcontrib><creatorcontrib>Wu, Zhi-Qiang</creatorcontrib><creatorcontrib>Cheng, Kuan-Lun</creatorcontrib><creatorcontrib>Wu, Chung-Wei</creatorcontrib><creatorcontrib>Hsieh, Wen-Hsing</creatorcontrib><creatorcontrib>Wang, Chih-Ching</creatorcontrib><creatorcontrib>Chen, Wen-Yuan</creatorcontrib><title>Semiconductor device structure incorporating air gap</title><description>A semiconductor device structure includes a dielectric layer, a first source/drain feature in contact with the dielectric layer, wherein the first source/drain feature comprises a first sidewall. The structure also includes a second source/drain feature in contact with the dielectric layer and adjacent to the first source/drain feature, wherein the second source/drain feature comprises a second sidewall. The structure also includes an insulating layer disposed over the dielectric layer and between the first sidewall and the second sidewall, wherein the insulating layer comprises a first surface facing the first sidewall, a second surface facing the second sidewall, a third surface connecting the first surface and the second surface, and a fourth surface opposite the third surface. The structure further includes a sealing material disposed between the first sidewall and the first surface, wherein the sealing material, the first sidewall, the first surface, and the dielectric layer are exposed to an air gap.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAJTs3NTM7PSylNLskvUkhJLctMTlUoLikC8kuLUhUy85LziwryixJLMvPSFRIzixTSEwt4GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakl8aLChkaGRqYWJhZORMTFqAIjDLaA</recordid><startdate>20241022</startdate><enddate>20241022</enddate><creator>Su, Chun-Chung</creator><creator>Ho, Jon-Hsu</creator><creator>Wu, Zhi-Qiang</creator><creator>Cheng, Kuan-Lun</creator><creator>Wu, Chung-Wei</creator><creator>Hsieh, Wen-Hsing</creator><creator>Wang, Chih-Ching</creator><creator>Chen, Wen-Yuan</creator><scope>EVB</scope></search><sort><creationdate>20241022</creationdate><title>Semiconductor device structure incorporating air gap</title><author>Su, Chun-Chung ; Ho, Jon-Hsu ; Wu, Zhi-Qiang ; Cheng, Kuan-Lun ; Wu, Chung-Wei ; Hsieh, Wen-Hsing ; Wang, Chih-Ching ; Chen, Wen-Yuan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US12125848B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Su, Chun-Chung</creatorcontrib><creatorcontrib>Ho, Jon-Hsu</creatorcontrib><creatorcontrib>Wu, Zhi-Qiang</creatorcontrib><creatorcontrib>Cheng, Kuan-Lun</creatorcontrib><creatorcontrib>Wu, Chung-Wei</creatorcontrib><creatorcontrib>Hsieh, Wen-Hsing</creatorcontrib><creatorcontrib>Wang, Chih-Ching</creatorcontrib><creatorcontrib>Chen, Wen-Yuan</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Su, Chun-Chung</au><au>Ho, Jon-Hsu</au><au>Wu, Zhi-Qiang</au><au>Cheng, Kuan-Lun</au><au>Wu, Chung-Wei</au><au>Hsieh, Wen-Hsing</au><au>Wang, Chih-Ching</au><au>Chen, Wen-Yuan</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device structure incorporating air gap</title><date>2024-10-22</date><risdate>2024</risdate><abstract>A semiconductor device structure includes a dielectric layer, a first source/drain feature in contact with the dielectric layer, wherein the first source/drain feature comprises a first sidewall. The structure also includes a second source/drain feature in contact with the dielectric layer and adjacent to the first source/drain feature, wherein the second source/drain feature comprises a second sidewall. The structure also includes an insulating layer disposed over the dielectric layer and between the first sidewall and the second sidewall, wherein the insulating layer comprises a first surface facing the first sidewall, a second surface facing the second sidewall, a third surface connecting the first surface and the second surface, and a fourth surface opposite the third surface. The structure further includes a sealing material disposed between the first sidewall and the first surface, wherein the sealing material, the first sidewall, the first surface, and the dielectric layer are exposed to an air gap.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US12125848B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor device structure incorporating air gap
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T16%3A14%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Su,%20Chun-Chung&rft.date=2024-10-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS12125848B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true