Semiconductor failure analysis device and semiconductor failure analysis method
A semiconductor failure analysis device includes an analysis part that analyzes a failure place in a semiconductor device; a marking part that irradiates the semiconductor device with laser light; a device arrangement part in which a wafer chuck, which holds the semiconductor device and on which an...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Suzuki, Shinsuke Ikesu, Masataka |
| description | A semiconductor failure analysis device includes an analysis part that analyzes a failure place in a semiconductor device; a marking part that irradiates the semiconductor device with laser light; a device arrangement part in which a wafer chuck, which holds the semiconductor device and on which an alignment target is provided, moves relative to the analysis part and the marking part; and a control part that outputs commands. The control part moves the wafer chuck to a position at which the analysis part is capable of taking an image of the alignment target, then outputs an alignment command that causes the marking part to be aligned with the analysis part with the alignment target as a reference, and irradiates the semiconductor device with laser light in a state in which a positional relationship between the marking part and the analysis part is maintained. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US12117480B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US12117480B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US12117480B23</originalsourceid><addsrcrecordid>eNrjZPAPTs3NTM7PSylNLskvUkhLzMwpLUpVSMxLzKkszixWSEkty0wG8VMUivGrzE0tychP4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhkaGhuYmFgZORsbEqAEA0Ao39A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor failure analysis device and semiconductor failure analysis method</title><source>esp@cenet</source><creator>Suzuki, Shinsuke ; Ikesu, Masataka</creator><creatorcontrib>Suzuki, Shinsuke ; Ikesu, Masataka</creatorcontrib><description>A semiconductor failure analysis device includes an analysis part that analyzes a failure place in a semiconductor device; a marking part that irradiates the semiconductor device with laser light; a device arrangement part in which a wafer chuck, which holds the semiconductor device and on which an alignment target is provided, moves relative to the analysis part and the marking part; and a control part that outputs commands. The control part moves the wafer chuck to a position at which the analysis part is capable of taking an image of the alignment target, then outputs an alignment command that causes the marking part to be aligned with the analysis part with the alignment target as a reference, and irradiates the semiconductor device with laser light in a state in which a positional relationship between the marking part and the analysis part is maintained.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; SEMICONDUCTOR DEVICES ; TESTING</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241015&DB=EPODOC&CC=US&NR=12117480B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241015&DB=EPODOC&CC=US&NR=12117480B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Suzuki, Shinsuke</creatorcontrib><creatorcontrib>Ikesu, Masataka</creatorcontrib><title>Semiconductor failure analysis device and semiconductor failure analysis method</title><description>A semiconductor failure analysis device includes an analysis part that analyzes a failure place in a semiconductor device; a marking part that irradiates the semiconductor device with laser light; a device arrangement part in which a wafer chuck, which holds the semiconductor device and on which an alignment target is provided, moves relative to the analysis part and the marking part; and a control part that outputs commands. The control part moves the wafer chuck to a position at which the analysis part is capable of taking an image of the alignment target, then outputs an alignment command that causes the marking part to be aligned with the analysis part with the alignment target as a reference, and irradiates the semiconductor device with laser light in a state in which a positional relationship between the marking part and the analysis part is maintained.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAPTs3NTM7PSylNLskvUkhLzMwpLUpVSMxLzKkszixWSEkty0wG8VMUivGrzE0tychP4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhkaGhuYmFgZORsbEqAEA0Ao39A</recordid><startdate>20241015</startdate><enddate>20241015</enddate><creator>Suzuki, Shinsuke</creator><creator>Ikesu, Masataka</creator><scope>EVB</scope></search><sort><creationdate>20241015</creationdate><title>Semiconductor failure analysis device and semiconductor failure analysis method</title><author>Suzuki, Shinsuke ; Ikesu, Masataka</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US12117480B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>Suzuki, Shinsuke</creatorcontrib><creatorcontrib>Ikesu, Masataka</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Suzuki, Shinsuke</au><au>Ikesu, Masataka</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor failure analysis device and semiconductor failure analysis method</title><date>2024-10-15</date><risdate>2024</risdate><abstract>A semiconductor failure analysis device includes an analysis part that analyzes a failure place in a semiconductor device; a marking part that irradiates the semiconductor device with laser light; a device arrangement part in which a wafer chuck, which holds the semiconductor device and on which an alignment target is provided, moves relative to the analysis part and the marking part; and a control part that outputs commands. The control part moves the wafer chuck to a position at which the analysis part is capable of taking an image of the alignment target, then outputs an alignment command that causes the marking part to be aligned with the analysis part with the alignment target as a reference, and irradiates the semiconductor device with laser light in a state in which a positional relationship between the marking part and the analysis part is maintained.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US12117480B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS SEMICONDUCTOR DEVICES TESTING |
| title | Semiconductor failure analysis device and semiconductor failure analysis method |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T23%3A02%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Suzuki,%20Shinsuke&rft.date=2024-10-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS12117480B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |