Digital-to-analog converter circuit

In accordance with an embodiment, a digital-to-analog converter (DAC) includes: a W-2W current mirror that includes a first plurality of MOS transistors having a first width, and second plurality of MOS transistors having a second width that is twice the first width, where ones of the second plurali...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Conte, Antonino, Ruta, Marco, Maccarrone, Agatino Massimo, Tomaiuolo, Francesco, Pisasale, Michelangelo
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Conte, Antonino
Ruta, Marco
Maccarrone, Agatino Massimo
Tomaiuolo, Francesco
Pisasale, Michelangelo
description In accordance with an embodiment, a digital-to-analog converter (DAC) includes: a W-2W current mirror that includes a first plurality of MOS transistors having a first width, and second plurality of MOS transistors having a second width that is twice the first width, where ones of the second plurality of MOS transistors are coupled between drains of adjacent ones of the first plurality of MOS transistors; and a bulk bias generator having a plurality of output nodes coupled to corresponding bulk nodes of the first plurality of MOS transistors, wherein the plurality of output nodes are configured to provide voltages that are inversely proportional to temperature.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US12107591B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US12107591B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US12107591B23</originalsourceid><addsrcrecordid>eNrjZFB2yUzPLEnM0S3J103MS8zJT1dIzs8rSy0qSS1SSM4sSi7NLOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYZGhgbmppaGTkbGxKgBAOy8Jqo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Digital-to-analog converter circuit</title><source>esp@cenet</source><creator>Conte, Antonino ; Ruta, Marco ; Maccarrone, Agatino Massimo ; Tomaiuolo, Francesco ; Pisasale, Michelangelo</creator><creatorcontrib>Conte, Antonino ; Ruta, Marco ; Maccarrone, Agatino Massimo ; Tomaiuolo, Francesco ; Pisasale, Michelangelo</creatorcontrib><description>In accordance with an embodiment, a digital-to-analog converter (DAC) includes: a W-2W current mirror that includes a first plurality of MOS transistors having a first width, and second plurality of MOS transistors having a second width that is twice the first width, where ones of the second plurality of MOS transistors are coupled between drains of adjacent ones of the first plurality of MOS transistors; and a bulk bias generator having a plurality of output nodes coupled to corresponding bulk nodes of the first plurality of MOS transistors, wherein the plurality of output nodes are configured to provide voltages that are inversely proportional to temperature.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241001&amp;DB=EPODOC&amp;CC=US&amp;NR=12107591B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241001&amp;DB=EPODOC&amp;CC=US&amp;NR=12107591B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Conte, Antonino</creatorcontrib><creatorcontrib>Ruta, Marco</creatorcontrib><creatorcontrib>Maccarrone, Agatino Massimo</creatorcontrib><creatorcontrib>Tomaiuolo, Francesco</creatorcontrib><creatorcontrib>Pisasale, Michelangelo</creatorcontrib><title>Digital-to-analog converter circuit</title><description>In accordance with an embodiment, a digital-to-analog converter (DAC) includes: a W-2W current mirror that includes a first plurality of MOS transistors having a first width, and second plurality of MOS transistors having a second width that is twice the first width, where ones of the second plurality of MOS transistors are coupled between drains of adjacent ones of the first plurality of MOS transistors; and a bulk bias generator having a plurality of output nodes coupled to corresponding bulk nodes of the first plurality of MOS transistors, wherein the plurality of output nodes are configured to provide voltages that are inversely proportional to temperature.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFB2yUzPLEnM0S3J103MS8zJT1dIzs8rSy0qSS1SSM4sSi7NLOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYZGhgbmppaGTkbGxKgBAOy8Jqo</recordid><startdate>20241001</startdate><enddate>20241001</enddate><creator>Conte, Antonino</creator><creator>Ruta, Marco</creator><creator>Maccarrone, Agatino Massimo</creator><creator>Tomaiuolo, Francesco</creator><creator>Pisasale, Michelangelo</creator><scope>EVB</scope></search><sort><creationdate>20241001</creationdate><title>Digital-to-analog converter circuit</title><author>Conte, Antonino ; Ruta, Marco ; Maccarrone, Agatino Massimo ; Tomaiuolo, Francesco ; Pisasale, Michelangelo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US12107591B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>Conte, Antonino</creatorcontrib><creatorcontrib>Ruta, Marco</creatorcontrib><creatorcontrib>Maccarrone, Agatino Massimo</creatorcontrib><creatorcontrib>Tomaiuolo, Francesco</creatorcontrib><creatorcontrib>Pisasale, Michelangelo</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Conte, Antonino</au><au>Ruta, Marco</au><au>Maccarrone, Agatino Massimo</au><au>Tomaiuolo, Francesco</au><au>Pisasale, Michelangelo</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Digital-to-analog converter circuit</title><date>2024-10-01</date><risdate>2024</risdate><abstract>In accordance with an embodiment, a digital-to-analog converter (DAC) includes: a W-2W current mirror that includes a first plurality of MOS transistors having a first width, and second plurality of MOS transistors having a second width that is twice the first width, where ones of the second plurality of MOS transistors are coupled between drains of adjacent ones of the first plurality of MOS transistors; and a bulk bias generator having a plurality of output nodes coupled to corresponding bulk nodes of the first plurality of MOS transistors, wherein the plurality of output nodes are configured to provide voltages that are inversely proportional to temperature.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US12107591B2
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CODE CONVERSION IN GENERAL
CODING
DECODING
ELECTRICITY
title Digital-to-analog converter circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T13%3A38%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Conte,%20Antonino&rft.date=2024-10-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS12107591B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true